
SHARP SERVICE MANUAL

CODE: 00ZPV5000SP/E



Handheld PC Pro

PV-5000 MODEL PV-5000A

CON	TENTS
-----	--------------

CHAPTER 1.	SPECIFICATIONS	1
CHAPTER 2.	HARDWARE DESCRIPTION	3
CHAPTER 3.	NOTES FOR SERVICING	31
CHAPTER 4.	DISASSEMBLY AND ASSEMBLY	35
CHAPTER 5.	DIAGNOSTICS AND CHECK ITEMS	41
CHAPTER 6.	PARTS GUIDE	1
	CIRCUIT DIAGRAM & PARTS LAYOUT	

Parts marked with "____" is important for maintaining the safety of the set. Be sure to replace these parts with specified ones for maintaining the safety and performance of the set.

CHAPTER 1. SPECIFICATIONS

The PV-5000 use the Microsoft® Windows® CE operating system, which is similar to the Microsoft Windows 95/98 and Window NT 4.0 operating systems.

The Microsoft Windows® CE operating system comes standard with the following programs:

- · Microsoft Pocket Word
- Microsoft Pocket Excel
- Microsoft Pocket PowerPoint
- · Windows CE Services
- · Pocket Internet Explorer
- Pocket Outlook™ (Contacts/Calendar/Tasks/Inbox)
- Microsoft Pocket Access
- Active Sync
- Microsoft Ink Writer

etc

Additional programs from SHARP in this device make your mobile life even more comfortable:

- · PC File viewer (to view desktop PC files)
- MPEG Player (to play MPEG movies)
- · Image Editor (to edit images)

DISPLAY SECTION

DISPLAY:

8.2", 4096 color, high-contrast LCD touch

screen with backlight, 640 × 480 (VGA)

POWER SUPPLY

Main: (built-in)

10.8V, Lithium-ion Rechargeable Battery

Pack, 22VDC, AC adaptor

Backup: 3V DC, CR2032 lithium battery

POWER CONSUMPTION

5 W (using built-in main battery)18.6 W (using AC adaptor)

DIMENSIONS

237 (W) \times 195 (D) \times [Front] 28.2 (H) mm [Rear] 37.4 (H) mm (9-11/32) (W) \times 7-11/16 (D) \times [Front]1-1/8 (H) mm [Rear] 1-15/32 (H) mm)

Weight

Approx. 1.22 kg (2.7 lb)

Interfaces

Serial port

RJ-11 phone jack (with internal modem model only)

Infrared port (IrDA compliant)
PC Card slot: 1 (Type II)

Audio: Speaker

Internal Fax/Modem (may not be available in same countries)

Transmission speed: Data modem 33.6 kbps, Fax modem 14.4

kbps

* Compliant only with North American standards

Memory

16 MB or 32 MB (according to model)

Battery life (built-in main battery)

- Approx. 10 hour with continuous display and dimmed backlight (without using the internal fax/modem), at ambient temperature o 25°C (77°F)
- Approx. 8 hours with 5 minutes operation alternating with 55 minutes of display only at medium backlight brightness, at ambient temperature of 25°C (77°F)
- Approx. 4.5 hours with continuous internet access using the internal fax/modem at maximum backlight brightness, at ambient temperature of 25°C (77°F)
- Approx. 2 hours with continuous monitoring of a subject at maximum backlight brightness using the operational digital camera card CE-AG04, at ambient temperature of 25°C (77°F)
- · Battery life may vary depending on usage.

Memory backup time

Approx. 5 days (with depleted main battery and new CR-2032 backup battery)

- Memory backup time may vary depending on the condition of the main battery and the backup battery.
- Please charge the main battery promptly after the charge becomes low. Leaving it uncharged for an extended period of time will result in rapid depletion of the backup battery, and possible loss of all data.

Battery charging time

Approx. 2 hours and 30 minutes

Operating temperature: 0° to 40°C (32° to 104°F)


Accessories


Serial cable, Modular phone cable (with internal modern model only), CD-ROM from Microsoft, CD-ROM from SHARP, AC adaptor (EA-J01V), AC power cord, Screw driver, two spare screws, Operation Manual, CR2032 lithium backup.

Accessories (optional)

Color Digital camera card CE-AG04.

Part names and functions





1 Charging lamp

Flashes while the built-in main battery is charging, lights steadily when the battery is fully charged.

2 Stylus

Use it to write on the display or navigate through the software.

③ PC Card eject button

Swing out and push to eject the inserted PC Card.

4 PC Card slot

For inserting a Type II PCMCIA card. A protection Card is inserted at the factory for protection.

⑤ Cover latch

Press to open the device.

6 Display

Shows information and also functions as a "touch screen" for selecting operations, data entry, etc.

Program keys

Press to start the indicated program.

8 RESET button


Press to reset and initialize the device.

9 Power key

Press to turn on the device. Press for one second to turn off the device.

10 COMM

Lights during communication through the internal fax/modem interface, the infrared port, or the serial port.



1 Speaker

2 Backup battery cover

Open to replace the backup battery or perform a full reset, as necessary.

3 Modem jack (May not be available in some countries.)

For fax and data communication. Compliant only with North American standards.

4 External power port

For connecting to the AC adaptor included in the package.

⑤ Infrared port


For wireless communication with other handheld PCs, infrared-capable notebook and desktop PCs, and printing to infrared-capable printers.

6 Serial port

For connecting to a desktop PC for data transfer or to a printer for printing.

CHAPTER 2. HARDWARE DESCRIPTION

1. BLOCK DIAGRAM



2. DESCRIPTION OF LSI

2-1. CPU (TMPR3922U)

1) GENERAL DESCRIPTION

The TMPR3922U is a single-clip integrated digital ASSP for PDA (Personal Digital Assistants). The TMPR3922U consists of PDA system support logic, integrated with the TX3920 processor Core designed by Toshiba.

2) FEATURES

■ R3000A-based TX3920 Processor Core

RISC architecture developed by MIPS Group, a division of silicon Graphics, Inc.

Toshiba has added its own multiply-add and branch-likely instructions.

A single-cycle multiply/accumulate module to allow integrated DSP functions, such as a software modem for high-performances standard data and fax protocols

Instruction cache: 16K bytes (2 Way); data cache: 8K bytes (2 Way)

On-chip Translation Lookaside Buffer (TLB) with 64×64 -bit wide entries, each of which maps 4K/16K/64K/256K/1M/4MByte page

■ Built-in peripheral circuit

Clock generator with built-in sixteenfold-frequency phase-locked loop (PLL)

Four-stage write buffer

A high performance and flexible Bus Interface Unit

Multiple DMA channels

Memory controller for DRAM (EDO), SDRAM, SRAM, ROM, Flash Memory and PCMCLA

Power management unit

Big/Little endian

■ Low power dissipation

3.3V (I/O)/2.7V (Internal) operation

Standby Current 10µA (typ)


CPU clock stop mode

Power down modes for individual internal peripheral modules


■ Plastic LQFP 208-pin package

3) SYSTEM CONFIGURATION

3.1 SYSTEM BLOCK DIAGRAM



3.2 TMPR3922 DIAGRAM



4) PINS

4.1 PIN ASSIGNMENT

NO.	1/0	SIGNAL NAME	NO.	I/O	SIGNAL NAME	NO.	1/0	SIGNAL NAME	NO.	1/0	SIGNAL NAME
1	_	VDDH	53	_	VDDH	105	1	CARD2WAIT*	157	1/0	D[17] (D[9])
2	1/0	D[0] (D[24])	54	1	RXD	106	0	CARD2CSH*	158	_	VSS
3		VSS	55	0	TXD	107	0	CARD2CSL*	159	1/0	D[16] (D[8])
4	1/0	D[1] (D[25])	. 56	1	IRINA	108	1/0	IO[0]	160	-	VDDH
5	I/O	D[2] (D[26])	57	1	IRINB	109	-	VSS	161	1/0	IO[4]
6		VDDL	58	0	FIROUT	110	0	CARDIORD*	162	0	CS0*
7	1/0	D[3] (D[27])	59	0	IROUT	111	0	CARDIOWR*	163	0	RD*
8	_	VSS	60	-	VSS	112	0	CARDREG*	164	_	VSS
9	1/0	D[4] (D[28])	61	_	VDDH	113	1	CARD1WAIT*	165	—	VDDLS
10	_	VDDLS	62	1	CARDET	114	_	VDDH	166	0	DGRNT*
11	1/0	D[5] (D[29])	63	0	RXPWR	115	0	CARDDIR*	167	1	DREQ*
12	1/0	D[6[(D[30])	64	I/O	IO[3]	116	1-	VDDLS	168	0	ALE
13	_	VSS	65	1/0	IO[2]	117	0	CARD1CSL*	169	0	WE*
14	1/0	D[7] (D[31])	66		VSS	118	0	CARD1CSH*	170	-	VDDH
15	_	VSS	67	0	SPICLK	119		VSS	171	1/0	A[12]
16	1/0	D[8] (D[16])	68	ı	SPIIN	120	1	MCS1WAIT*	172	1/0	A[11]
17	-	VDDH	69	0	SPIOUT	121	T	MCS0WAIT*	173	_	VSS
18	1/0	D[9] (D[17])	70	_	VDDLS	122	0	MCS1*	174	1/0	A[10]
19	1/0	D[10] (D[18])	71	1	TESTCPU	123	0	MCS0*	175	1/0	A[9]
20		VSS	72	1	TESTIN	124	0	CS3*	176	_	VDDL
21	1/0	D[11] (D[19])	73	0	BCLK .	125	0	CS2*	177	1/0	A[8]
22		VDDH	74	1	TESTAIU	126	0	CS1*	178	1/0	A[7]
23	1/0	D[12] (D[20])	75	_	VSS	127	_	VDDL	179	_	VSS
24	1/0	D[13] (D[21])	76	ı	VCC3	128	ı	SYSCLKIN	180	1/0	A[6]
25	_	VSS	77	0	BC32K	129	0	SYSCLKOUT	181	1/0	A[5]
26	1/0	D[14] (D[22])	78	_	VDDL	130		VSS	182	_	VDDH
27	I/O	D[15] (D[23])	79	1	C32KIN	131	_	VSS	183	1/0	A[4]
28		VDDL	80	0	C32KOUT	132	_	VDDLS	184	_	VSS
29	1	ENDIAN	81		VSS	133	1/0	D[31] (D[7])	185	1/0	A[3]
30	NC	RESERVED	82	0	PWRCS	134	1/0	D[30] (D[6])	186	1/0	A[2]
31	NC	RESERVED	83	1	PWRINT	135	_	VSS	187	_	VDDL
32	NC	RESERVED	84	1	PWROK	136	I/O	D[29] (D[5])	188	1/0	A[1]
33		VSS	85	1/0	IO[8]	137		VDDH	189	1/0	A[0]
34	NC	RESERVED	86	1	ONBUTN	138	1/0	D[28] (D[4])	190	_	VSS
35	I/O	IO[12]	87		PON*	139	1/0	D[27] (D[3])	191	_	VSS
36		VDDLS	88	1	CPURES*	140		VSS	192	0	DCS0*
37	0	SIBMCLK	89		VDDL	141	1/0	D[26] (D[2])	193	0	RAS1*
38		VSS	90		C6MIN	142		VSS	194	0	RAS0*
39	0	SIBSCLK	91	0	C6MOUT	143	1/0	D[25] (D[1])	195	0	CAS3* (CAS0*)
40	0	SIBSYNC	92		VSS	144		VDDLS	196		VDDH
41	1	SIBDIN	93	1/0	IO[9]	145	1/0	D[24] (D[0])	197	0	CAS2* (CAS1*)
42	0	SIBDOUT	94	1/0	IO[10]	146	1/0	D[23] (D[15])	198	0	CAS1* (CAS2*)
43		VDDH	95	1/0	IO[11]	147		VDDH	199	0	CAS0* (CAS3*)
44	1	SIBIRQ	96		VSSP[PLL]	148	1/0	D[22] (D[14])	200		VSS
45	1/0	I/O[13]	97		VDDP[PLL]	149		VSS	201		VDDL
46	I/O	IO[14]	98	0	C48MOUT	150	1/0	D[21] (D[13])	202	0	DCKE
47	1/0	IO[15]	99	1/0	10[7]	151		VDDH	203		VSS
48		VSS	100	I/O	10[6]	152	I/O	D[20] (D[12])	204	1	DCLKIN
49	1/0	CHICLK	101	I/O	IO[5]	153	1/0	D[19] (D[11])	205	0	DCLKOUT
50	I/O	CHIFS	102	_	VSSP[PLL]	154		VSS	206		VDDH
51	1	CHIDIN	103	I/O	IO[1]	155	I/O	D[18] (D[10])	207	0	DQMH
52	0	CHIDOUT	104	_	VDDP[PLL]	156		VDDLS	208	0	DQML

^{*} Active-low signal

^() indicates the signal name in the Little endian mode

4.2 PIN FUNCTIONS

Memory Pins

NAME	1/0	DESCRIPTION
D[31:0]	I/O	These pins are the data bus for the system. 16-bit SDRAMs and DRAMS should be connected to bits 15:0. All other 16-bit ports should be connected to bits 31:16. Of course, 32-bit ports should be connected to be bits 31:0. These pins are normally outputs and only become inputs during reads, thus no resistors are required since the bus will only float for a short period of time during bus turn-around.
A[12:0]	0	These pins are the address bus for the system. The address lines are multiplexed and can be connected directly to SDRAM and DRAM devices. To generate the full 26-bit address for static devices, an external latch must be used to latch the signals using the ALE signal. For static devices, address bits 25:13 are provided by the external latch and address bits 12:0 (directly connected from the TMPR3922U's address bus) are held afterward by the TMPR3922U for the remainder of the address bus cycle.
ALE	0	This pin is used as the address latch enable to latch A[12:0] using an external latch, for generating the upper address bits 25:13.
RD*	0	This pin is used as the read signal for static devices. This signal is asserted for reads from MC3*-0*, CS3*-0*, CARD2CS*, and CARD1CS for memory and attribute space, and for reads from the TMPR3922U accesses if SHOWDINO is enabled (for debugging purposes).
WE*	0	This pin is used as the write signal for system. This signal is asserted for writes to MC3*-0*, CS3*-0*, CARD2CS* and CARD1CS for memory and attribute space, and for write to DRAM and SDRAM.
CAS0*(WE0*)	0	This pin is used as the CAS signal for SDRAMs, the CAS signal for D[7:0] for DRAMs, and the write enable signal for D[7:0] for static devices.
CAS1*(WE1*)	0	This pin is used as the CAS signal for D[15:8] for DRAMs, and the write enable signal for D[15:8] for static devices.
CAS2*(WE2*)	0	This pin is used as the CAS signal for D[23:16] for DRAMs, and the write enable signal for D[23:16] for static devices.
CAS3*(WE3*)	0	This pin is used as the CAS signal for D[31:24] for DRAMs, and the write enable signal for [31:24] for static devices.
RAS0*	0	This pin is used as the RAS signal for SDRAMs and the RAS signal for Bank0 SDRAMs.
RAS1*(DCS1*)	0	This pin is used as the chip select signal for Bank1 DRAMs and the RAS signal for Bank1 DRAMs.
DCS0*	0	This pin is used as the chip select signal for Bank0 SDRAMs.
DCKE	0	This pin is used as the clock enable for SDRAMs.
DCLKIN	ı	This pin must be tied externally to the DCLKOUT signal and is used to match skew for the data input when reading from SDRAM and DRAM devices.
DCLKOUT	0	This pin is the (nominal) 82.944MHz clock for the SDRAMs.
DQMH	0	This pin is the upper data mask for a 16-bit SDRAM configuration.
DQML	0	This pin is the lower data mask for a 16-bit SDRAM or an 8-bit SDRAM configuration.
CS3-0*	0	These pins are the Chip Select 3 through 0 signals. They can be configured to support either 32-bit or 16-bit ports.
MCS1-0*	0	These pins are the chip select 1 through 0 signals for the external device. They can be configured to support either 32-bit or 16-bit ports.
CARD2CSH*, L*	0	These pins are the Chip Select signals for PCMCIA card slot 2.
CARD1CSH*, L*	0	These pins are the Chip Select signals for PCMCIA card slot 1.
CARDREG*	0	This pin is the REG* signal for the PCMCIA cards.
CARDIORD*	0	This pin is the IORD* signal for the PCMCIA IO cards.
CARDIOWR*	0	This pin is the IOWR* signal for the PCMCIA IO cards.
CARDDIR*	0	This pin is used to provide the direction control for bi-directional data buffers used for the PCMCIA slot(s). This signal will assert whenever CARD2CSH* or CARD2CSL* or CARD1CSH* or CARD1CSL* is asserted and a read transaction is taking place.
CARD2WAIT*	ı	This pin is the card wait signal from PCMCIA card slot 2.
CARD1WAIT*	ı	This pin is the card wait signal from PCMCIA card slot 1.
MCS1WAIT*	1	This pin is the wait signal from the external device 1.
MCS0WAIT*	1	This pin is the wait signal from the external device 0.

^{*} Active-low signal

• Bus Arbitration Pins

NAME	1/0	DESCRIPTION
DREQ*	ı	This pin is used to request external arbitration. If the TESTAIU signal is high and the TESTAIU function has been enabled, then once DGRNT* is asserted, external logic can initiate reads or writes to the TMPR3922U registers by driving the appropriate input signals. If the TESTAIU signal is low or the TESTAIU function has not been enabled, then the TMPR3922U memory transactions are halted and certain memory signals will be tri-stated when DGRNT* is asserted in order to allow an external master to access memory.
DGRNT*	0	This pin is asserted in response to DREQ* to inform the external test logic or bus master that it can now begin to drive signals.

^{*} Active-low signal

Clock Pins

NAME	1/0	DESCRIPTION
SYSCLKIN	ł	This pin should be connected along with SYSCLKOUT to an external crystal which is the main TMPR3922U clock source.
SYSCLKOUT	0	This pin should be connected along with SYSCLKIN to an external crystal which is the main TMPR3922U clock source.
C32KIN	ı	This pin alogn with C32KOUT should be connected to a 32.768kHz crystal.
C32KOUT	0	This pin along with C32KIN should be connected to a 32.768kHz crystal.
C6MIN	I	This pin along with C6MOUT should be connected to a 6MHz crystal.
C6MOUT	0	This pin along with C6MIN should be connected to a 6MHz crystal.
C48MOUT	0	This pin is a buffered output of the 48MHz clock.
BC32K	0	This pin is a buffered output of the 32.768kHz clock.
BCLK	0	This pin is a reference clock for the external device.

• CHI Pins

NAME	1/0	DESCRIPTION
CHIFS	1/0	This pin is the CHI frame synchronization signal. This pin is available for use in one of two modes. As an output, this pin allows the TMPR3922U to be the master CHI sync source. As an input, this pin allows an external peripheral to be the master CHI sync source and the TMPR3922U CHI module will slave to this external sync.
CHICLK	I/O	This pin is the CHI clock signal. This pin is available for use in one of two modes. As an output, this pin allows the TMPR3922U to be the master CHI clock source. As an input, this pin allows an external peripheral to be the master CHI clock source and the TMPR3922U CHI module will slave to this external clock.
CHIDOUT	0	This pin is the CHI serial data output signal.
CHIDIN	I	This pin is the CHI serial data inaut signal.

• IO Pins

NAME	1/0	DESCRIPTION
IO[6:0]	1/0	These pins are general purpose input/output ports. Each port can be independently programmed as an input or output port Each port can generate a separate positive and negative edge interrupt. Each port can also be independently programmed to use a 16 to 24ms debouncer.

Reset Pins

NAME	1/0	DESCRIPTION
CPURES*		This pin is used to reset the CPU core. This pin should be connected to a switch for initiating a reset in the event that a software problem might hang the CPU core. The pin should also be pulled up to VSTANDBY† through an external pull-up resistor.
PON*		This pin serves as the Power On Reset signal for the TMPR3922U. This signal must remain low when VSTANDBY is asserted until VSTANDBY is stable. Once VSTANDBY† is asserted, this signal should never go low unless all power is lost in the system.

†VSTANDBY: This signal provides power for the TMPR3922U and other components in the system that must never lose power. This signal should always be asserted if there is either a good Main Backup Battery, or if a Battery Charger is plugged in.

Power Supply Pins

NAME	1/0	DESCRIPTION
ONBUTN	1	This pin is used as the On Button for the system. Asserting this signal will cause PWRCS to set to indicate to the System Power Supply to turn power on to the system. PWRCS will not assert if the PWROK signal is low.
PWRCS	0	This pin is used as the chip select for the System Power Supply. When the system is off, the assertion of this signal will cause the System Power Supply to turn VCCDRAM†† and VCC3 on to power up the system. The Power Supply will latch SPI commands on the falling edge of PWRCS.
PWROK		This pin provides a status from the System Power Supply that there is a good source of power in the system. This signal typically will be asserted if there is a Battery Charger supplying current or if the Main Battery is good and the Battery Door is closed. If PWROK is low when the system is powered off, PWRCS will not assert as a result of the user pressing the ONBUTN or an interrupt attempting to wake up the system. If the device is on when the PWROK signal goes low, the software will immediately shut down the system since power is about to be lost. When PWROK goes low, there must be ample warning so that the software can shut down the system before power is actually lost.
PWRINT	I	This pin is used by the System Power Supply to alert the software that some status has changed in the System Power Supply and the software should read the status from the System Power Supply to find out what has changed. These will be low priority events, unlike the PWROK status, which is a high priority emergency case.
VCC3	ı	This pin provides the status of the power supply for the ROM, TC35143F, system buffers, and other transient components in the system. This signal will be asserted by the System Power Supply when PWRCS is asserted, and will always be turned off when the system is powered down.

††VCCDRAM: This signal provides power for the DRAM and/or SDRAM. This supply must be off when VSTANDBY is first asserted, and remain off until the system is powered up by the assertion of PWRCS. When the software subsequently powers down the system it may choose keep this supply on to preserve the contents of memory.

• SIB Pins

NAME	1/0	DESCRIPTION
SIBDIN	ı	This pin contains the input data shifted from TC35143F and/or external codec device.
SIBDOUT	0	This pin contains the output data shifted to TC35143F and/or external codec device.
SIBSCLK	0	This pin is the serial clock sent to TC35143F and/or external codec device. The programmable SIBSCLK rate is derived by dividing down from SIBMCLK.
SIBSYNC	0	This pin is the frame synchronization signal sent to TC35143F and/or external codec device. This frame sync is asserted for one clock cycle immediately before each frame starts and all devices connected to the SIB monitor SIBSYNC to determine when they should transmit or receive data.
SIBIRQ	ı	This pin is a general purpose input port used for the SIB interrupt source from BETTY. This interrupt source can be configured to generate an interrupt on either a positive and/or negative edge.
SIBMCLK	1/0	This pin is the master clock source for the SIB logic. This pin is available for use in one of two modes. First, SIBMCLK can be configured as a high-rate output master clock source required by certain external codec devices. In this mode all SIB clock are synchronously slaved to the main TMPR3922U system clock CLK2X. Conversely, SIBMCLK can be configured as an input slave clock source. In this mode, all SIB clocks are derived from an external SIBMCLK oscillator source, which is asynchronous with respect CLK2X. Also, for this mode, SIBMCLK can still be optionally used as a high-rate master clock source required by certain external codec devices.

SPI Pins

NAME	1/0	DESCRIPTION
SPICLK	1/0	This pin is used to clock data in and out of either the SPI master or slave device. This pin is the master clock source for the SPI logic. This pin is available for use in one of two modes. First, SPICLK can be configured as a master clock source required by certain external devices. In this mode all SPI clocks are synchronously slaved to the main TMPR3922U system clock FREECLK. Conversely, SPICLK can be configured as an input slave clock source. In this mode, all SPI clocks are derived from an external oscillator source, which is asynchronous with respect to FREECLK.
SPIOUT	0	This pin contains the data that is shifted into the SPI slave device.
SPIIN	1	This pin contains the data that is shifted out the SPI slave device.

UART and SIR/FIR Pins

NAME	I/O	DESCRIPTION
TXD	0	This pin is the UART transmit signal from the UARTA module.
RXD	ı	This pin is the UART receive signal to the UARTA module.
IROUT	0	This pin is the UART transmit signal from the UARTB module or the Consumer IR output signal if Consumer IR mode is enabled.
IRINA	1	This pin is the SIR receiver signal to the IRDA (FIR/SIR) module.
IRINB	ı	This pin is the FIR receive signal to the IRDA (FIR/SIR) module.
RXPWR	0	This pin is the receiver power output control signal to the external communication IR analog circuitry.
CARDET	1	This pin is the UART receive signal to the UARTB module or is the carrier detect input signal from the external communication IR analog circuitry if consumer IR module is enabled.
FIROUT	0	This pin is the FIR/SIR transmit signal from the IRDA (FIR/SIR) module.

• Endianess Pins

NAME	1/0	DESCRIPTION
ENDIAN	ı	This pin is used to select the endianess of the TMPR3922U. The "1" level input sets the endianess to the big endian, while the "0" level input to the little endian.

• Test Pins

NAME	1/0	DESCRIPTION
TESTAIU	ı	This pin is used to define if the Boot ROM is 16 or 32 bits wide. If the TESTAIU pin is asserted during reset, the BIU will assume a 32-bit Boot ROM. The TESTAIU pin should remain static (either high or low).
TESTCPU	ı	This pin is used for debugging purposes only. Then the TESTCPU should not be asserted.
TESTIN	ı	This pin is used for debugging purposes only. Then the TESTIN should not be asserted.

Spare Pins

NAME	I/O	DESCRIPTION
RESERVED	NC	These pins are reserved for future use and should be left unconnected.

• Power Supply Pins

NAME	1/0	DESCRIPTION
VDDH	٧	These pins are the power pins for the TMPR3922U. (+3.3V)
VDDL	٧	These pins are the power pins for the TMPR3922U. (+2.7V)
VDDLS	٧	These pins are the power pins for the TMPR3922U. (+2.7V) In the suspend mode these pins should be 0V.
VSS	G	These pins are the ground pins for the TMPR3922U.
VDDP(for PLL)	V	This pin is the analog power pin for the TMPR3922U. Keep away from other VDD.
VSSP(for PLL)	G	This pin is the analog ground pin for the TMPR3922U. Keep away from other VSS.

4.3 PIN USAGE INFORMATION

This section contains tables summarizing various aspects of the usage for the TMPR3922U. TABLE 4.3a lists the standard versus multifunction usage for each TMPR3922U pin, if applicable. Those signal names shown in parentheses are test signals for debugging purposes only. The column showing the multi-function select signal and reset state indicates the internal control signal used to select the multi-function mode, as well as the default configuration of each multi-function pin during reset. The "Bus Arb State" column shows which pins are tri-stated whenever the DGRNT* signal is asserted in response to a DREQ* (external bus arbitration request).

TABLE 4.3a TMPR3922U STANDARD and MULTI-FUNCTION PIN USAGE

TMPR3912 pin	Standard Function (I=input, O=output)	Multi-function	Multi-function select (Reset State: 1=multi-function mode selected; 0=standard function & mode selected)	Bus Arb State
D[31:0]	D[31:0](I/O)			Hi-Z
A[12:0]	A[12:0](I/O)			
ALE	ALE(O)			Hi-Z
RD*	RD*(O)			Hi-Z
WE*	WE*(O)			Hi-Z
CAS0*(WE0*)	CAS0*(O)			Hi-Z
CAS1*(WE1*)	CAS1*(O)			Hi-Z
CAS2*(WE2*)	CAS2*(O)			Hi-Z
CAS3*(WE3*)	CAS3*(O)			Hi-Z
RAS0*	RAS0*(O)			Hi-Z
RAS1*(DCS1*)	RAS1*(O)			Hi-Z
DCS0*	DCS0(O)*			Hi-Z
DCKE	DCKE(O)			Hi-Z
DCLKIN	DCLKIN(i)			
DCLKOUT	DCLKOUT(O)			Hi-Z
DQMH	DQMH(O)			Hi-Z
DQML	DQML(O)			Hi-Z
DREQ*	DREQ*(I)	MIO[27]	MIOSEL[27](0)	
DGRNT*	DGRNT*(O)	MIO[26]	MIOSEL[26](0)	
SYSCLKIN	SYSCLKIN(I)			
SYSCLKOUT	SYSCLKOUT(O)			
C32KIN	C32KIN(I)			
C32KOUT	C32KOUT(O)			
C6MIN	C6MIN(I)			
C6MOUT	C6MOUT(O)			
C48MOUT	C48MOUT(O)			
BC32K	BC32K(O)	MIO[25]	MIOSEL[25](1)	
BCLK	BCLK(O)	[
PWRCS	PWRCS(O)			
PWRINT	PWRINT(I)			
PWROK	PWROK(I)			
ONBUTN	ONBUTN(I)			
CPURES*	CPURES*(I)			
PON*	PON*(I)			
TXD	TXD(O)	MIO[24]	MIOSEL[24](0)	
RXD	RXD(I)	MIO[23]	MIOSEL[23](0)	
CS0*	CS0*(O)	imo[25]	mioozzi zoko)	Hi-Z
CS1*	CS1*(O)	MIO[22]	MIOSEL[22](0)	1112
CS2*	CS2*(O)	MIO[21]	MIOSEL[22](0)	
CS3*	CS3*(O)	MIO[21]	MIOSEL[20](0)	
MCS0*	MCS0*(O)	MIO[19]	MIOSEL[19](0)	
MCS1*	MCS1*(O)	MIO[18]		
MCSOWAIT*	MCS0WAIT*(I)	MIO[18]	MIOSEL[18](0)	
	MCS1WAIT*(I)		MIOSEL0	
MCS1WAIT*	MICSTWALL (I)	M(O[1]	MIOSEL[1](0)	

TMPR3912 pin	Standard Function (I=input, O=output)	Multi-function	Multi-function select (Reset State: 1=multi-function mode selected; 0=standard function & mode selected)	Bus Arb State
CHIFS	CHIFS(I/O)	MIO[31]	MIOSEL[31](1)	
CHICLK	CHICLK(I/O)	MIO[30]	MIOSEL[30](1)	
CHIDOUT	CHIDOUT(O)	MIO[29]	MIOSEL[29](1)	
CHIDIN	CHIDIN(I)	MIO[28]	MIOSEL[28](1)	
VCC3	VCC3(I)			
IO15	IO15(I/O)			
1014	IO14(I/O)			
1013	IO13(I/O)			
1012	IO12(I/O)			
IO11	IO11(I/O)			
IO10	IO10(I/O)			
109	109(1/0)			
108	IO8(I/O)			
107	107(I/O)			
106	106(1/0)			
IO5	IO5(I/O)			
104	104(1/0)			
103	103(1/0)			
102	102(1/0)			
IO1	101(1/0)			
100	IO0(I/O)			
SPICLK	SPICLK(O)	MIO[15]	MIOSEL[15](0)	
SPIOUT	SPIOUT(O)	MIO[14]	MIOSEL[14](0)	
SPIIN	SPIIN(I)	MIO[13]	MIOSEL[13](0)	
SIBSYNC	SIBSYNC(O)			
SIBDOUT	SIBDOUT(O)			
SIBDIN	SIBDIN(I)			
SIBMCLK	CIBMCLK(I/O)	MIO[12]	MIOSEL[12](0)	
SIBSCLK	SIBSCLK(O)			
SIBIRQ	SIBIRQ(I)			
RXPWR	RXPWR(O)	MIO[17]	MIOSEL[17](1)	
CARDET	CARDET(I)	MIO[16]	MIOSEL[16](1)	
IROUT	IROUT(O)			
IRINA	IRINA(I)			
IRINB	IRINB(I)			
FIROUT	FIROUT(O)			
TESTAIU	TESTAIU(I)			
TESTCPU	TESTCPU(I)			
TESTIN	TESTIN(I)			
CARDREG*	CARDREG*(O)	MIO[11]	MIOSEL[11](1)	
CARDIOWR*	CARDIOWR(O)	MIO[10]	MIOSEL[10](1)	
CARDIORD*	CARDIORD*(O)	MIO[9]	MIOSEL[9](1)	
CARD1CSL*	CARD1CSL*(O)	MIO[8]	MIOSEL[8](1)	
CARD1SCH*	CARD1CSH*(O)	MIO[7]	MIOSEL[7](1)	
CARD2CSL*	CARD2CSL*(O)	MIO[6]	MIOSEL[6](1)	
CARD2CSH*	CARD2CSH*(O)	MIO[5]	MIOSEL[5](1)	
CARD1WAIT*	CARD1WAIT*(I)	MIO[4]	MIOSEL[4](1)	
CARD2WAIT*	CARD2WAIT*(I)	MIO[4]	MIOSEL[3](1)	
CARDDIR*	CARDDIR*(O)	MIO[3]	MIOSEL[2](1)	
ENDIAN	ENDIAN(I)	المالال	MISOCILE (1)	
VDDH	+3.3V			
VDDL	+2.7V			
VDDLS	+2.7V/GND			
VDDP	+2.7V			
VSS	GND			
VSSP	GND			

TABLE 4.3b lists various power-down states and conditions for each TMPR3922U pin. The "Power-Down Control" column shows the conditions which trigger a power-down for each respective pin. This column also shows the reset state for each of these conditions.

The "PON* state" column defines the state of each pin at power-on reset (PON*). This condition is defined as initial power up of the TMPR3922U, whereby the TMPR3922U is initialized and the TMPR3922U pins are reset to the state shown in the table. This state is entered after power is applied for the very first time (VSTANDBY is turned on but VCC3 is still turned off).

The "1st-time power-up state" column defines the state of each pin after power-up mode (RUNNING STATE) is executed for the first times. This mode is defined as VCC3 applied to the entire system and is initiated by the user pressing the ONBUTN while in the power-on reset (PON*) state. Note that the defined state of various pins for 1st-time power-up may depend on the configuration of external devices attached to these pins. After 1st-time power-up, the software could change the state of various pins to be different from those shown in the table. Thereafter, subsequent transitions from SLEEP STATE to RUNNING STATE might result in different states for these pins.

The "Power-down state" column defines the state of each pin during power-down mode (SLEEP STATE). This mode is defined as VCC3 turned off to the entire system, except for the TMPR3922U (RTC and interrupts alive) and any persistent memory.

TABLE 4.3b TMPR3922 POWER-DOWN PIN USAGE

TMPR3922 pin	Power-Down Control powerdown=(vccon & vcc3)*	PON* state	1st time power-up state	power-down state	
D[31:0]	(reset state) MEMPOWERDOWN	LOW	LOW	LOW	
A[12:0]	MEMPOWERDOWN	LOW	LOW	LOW	
ALE	MEMI OVER IDOVIA	LOW	LOW	LOW	
RD*	POWERDOWN	LOW	HI	LOW	
WE*	MEMPOWERDOWN	LOW	LOW	LOW	
		LOW	LOW	LOW	
CAS0*(WE0*)	MEMPOWERDOWN	LOW	LOW	LOW	
CAS1*(WE1*)	MEMPOWERDOWN				
CAS2*(WE2*)	MEMPOWERDOWN	LOW	LOW	LOW	
CAS3*(WE3*)	MEMPOWERDOWN	LOW	LOW	LOW	
RAS0*	MEMPOWERDOWN	LOW	LOW	LOW	
RAS1*(DCS1*)	MEMPOWERDOWN	LOW	LOW	LOW	
DCS0*	MEMPOWERDOWN	LOW	LOW	LOW	
DCKE	MEMPOWERDOWN	LOW	LOW	LOW	
DCLKIN					
DCLKOUT	MEMPOWERDOWN	LOW	LOW	LOW	
DQMH	MEMPOWERDOWN	LOW	LOW	LOW	
DQML	MEMPOWERDOWN	LOW	LOW	LOW	
DREQ*	POWERDOWN & MIOPD[27](1)	PULL-DOWN	IN	SELECTABLE	
DGRNT*	POWERDOWN & MIOPS[26](0)	LOW	HI	SELECTABLE	
SYSCLKIN	POWERDOWN	OSC OFF	OSC ON	OSC OFF	
SYSCLKOUT	POWERDOWN	OSC OFF	OSC ON	OSC OFF	
C32KIN		OSC ON	OSC ON	OSC ON	
C32K0UT		OSC ON	OSC ON	OSC ON	
C6MIN	POWERDOWN	OSC OFF	OSC ON	OSC OFF	
C6MOUT	POWERDOWN	OSC OFF	OSC ON	OSC OFF	
C48MOUT	POWERDOWN	LOW	LOW	LOW	
BC32K	POWERDOWN & MIOPD[25](1)	PULL-DOWN	IN	SELECTABLE	
BCLK	POWERDOWN	LOW	LOW	LOW	
PWRCS		LOW	н	LOW	
PWRINT					
PWROK					
ONBUTN					
CPURES*					
PON*					
TXD	POWERDOWN & MIOPD[24](O)	LOW	LOW	SELECTABLE	
RXD	POWERDOWN & MIOPD[23](1)	PULL-DOWN	IN	SELECTABLE	
CS0*	POWERDOWN	PULL-DOWN	HI	PULL-DOWN	
CS1*	POWERDOWN & MIOPD[22](1)	PULL-DOWN	HI	SELECTABLE	
CS2*	POWERDOWN & MIOPD[21](1)	PULL-DOWN	HI	SELECTABLE	
CS3*	POWERDOWN & MIOPD[21](1)	PULL-DOWN	HI	SELECTABLE	
	POWERDOWN & MIOPD[20](1)	 	 		
MCS0*		NI IAI	IN	SELICTABLE	
MCS1*	POWERDOWN & MIOPD[18](0)	NI IN	IN	SELICTABLE	
MCS0WAIT*	POWERDOWN & MIOPD[1](0)	IN	IN	SELECTABLE	

TMPR3922 pin	Power-Down Control powerdown=(vccon & vcc3)* (reset state)	PON* state	1st time power-up state	power-down state	
MCS1WAIT*	POWERDOWN & MIOPD0	IN	IN	SELECTABLE	
CHIFS	POWERDOWN & MIOPD[31](1)	PULL-DOWN	IN	SELECTABLE	
CHICLK	POWERDOWN & MIOPD[30](1)	PULL-DOWN	IN	SELECTABLE	
CHIDOUT	POWERDOWN & MIOPD[29](1)	PULL-DOWN	IN	SELECTABLE	
CHIDIN	POWERDOWN & MIOPD[28](1)	PULL-DOWN	IN	SELECTABLE	
VCC3	POWERDOWN	PULL-DOWN		PULL-DOWN	
IO15	POWERDOWN & IOPD[15](1)	PULL-DOWN	IN	SELECTABLE	
IO14	POWERDOWN & IOPD[14](1)	PULL-DOWN	IN	SELECTABLE	
IO13	POWERDOWN & IOPD[13](1)	PULL-DOWN	IN	SELECTABLE	
IO12	POWERDOWN & IOPD[12](1)	PULL-DOWN	IN	SELECTABLE	
IO11	POWERDOWN & IOPD[11](1)	PULL-DOWN	IN	SELECTABLE	
IO10	POWERDOWN & IOPD[10](1)	PULL-DOWN	IN	SELECTABLE	
109	POWERDOWN & IOPD[9](1)	PULL-DOWN	IN	SELECTABLE	
IO8	POWERDOWN & IOPD[8](1)	PULL-DOWN	IN	SELECTABLE	
107	POWERDOWN & IOPD[7](1)	PULL-DOWN	IN	SELECTABLE	
106	POWERDOWN & IOPD[6](1)	PULL-DOWN	IN	SELECTABLE	
IO5	POWERDOWN & IOPD[5](1)	PULL-DOWN	IN	SELECTABLE	
IO4	POWERDOWN & IOPD[4](1)	PULL-DOWN	IN	SELECTABLE	
103	POWERDOWN & IOPD[3](1)	PULL-DOWN	IN	SELECTABLE	
IO2	POWERDOWN & IOPD[2](1)	PULL-DOWN	IN	SELECTABLE	
IO1	POWERDOWN & IOPD1	PULL-DOWN	IN	SELECTABLE	
100	POWERDOWN & IOPD[0](1)	PULL-DOWN	IN	SELECTABLE	
SPICLK	POWERDOWN & MIOPD[15](0)	LOW	LOW	SELECTABLE	
SPIOUT	POWERDOWN & MIOPD[14](0)	LOW	LOW	SELECTABLE	
SPIIN	POWERDOWN & MIOPD[13](1)	PULL-DOWN	2011	SELECTABLE	
SIBSYNC	POWERDOWN	LOW	LOW	LOW	
SIBDOUT	POWERDOWN	LOW	LOW	LOW	
SIBDIN	POWERDOWN	PULL-DOWN	2011	PULL-DOWN	
SIBMCLK	POWERDOWN & MIOPD[12](1)	PULL-DOWN	IN	SELECTABLE	
SIBSCLK	POWERDOWN	LOW	LOW	LOW	
SIBIRQ	POWERDOWN	PULL-DOWN	2011	PULL-DOWN	
RXPWR	POWERDOWN & MIOPD[17](0)	PULL-DOWN	IN	SELECTABLE	
CARDET	POWERDOWN	PULL-DOWN	X	SELECTABLE	
IROUT	POWERDOWN & MIOPD[16](0)	PULL-DOWN	IN	SELECTABLE	
IRINA	POWERDOWN	PULL-DOWN	X	PULL-DOWN	
IRINB	POWERDOWN	PULL-DOWN	X	PULL-DOWN	
FIROUT	POWERDOWN	LOW	LOW	LOW	
TESTAIU	, , , , , , , , , , , , , , , , , , , ,	2011	2011	2011	
TESTCPU					
TESTIN					
CARDREG*	POWERDOWN & MIOPD[11](1)	PULL-DOWN	IN	SELECTABLE	
CARDIOWR*	POWERDOWN & MIOPD[10](1)	PULL-DOWN	IN	SELECTABLE	
CARDIORD*	POWERDOWN & MIOPD[9](1)	PULL-DOWN	IN	SELECTABLE	
CARD1CSL*	POWERDOWN & MIOPD[8](1)	PULL-DOWN	IN	SELECTABLE	
CARD1CSH*	POWERDOWN & MIOPD[7](1)	PULL-DOWN	IN	SELECTABLE	
CARD2CSL*	POWERDOWN & MIOPD[6](1)	PULL-DOWN	IN	SELECTABLE	
CARD2CSH*	POWERDOWN & MIOPD[5](1)	PULL-DOWN	IN	SELECTABLE	
CARD1WAIT*	POWERDOWN & MIOPD[4](1)	PULL-DOWN	IN	SELECTABLE	
CARD2WAIT*	POWERDOWN & MIOPD[3](1)	PULL-DOWN	IN	SELECTABLE	
CARDDIR*	POWERDOWN & MIOPD[2](1)	PULL-DOWN	IN	SELECTABLE	
ENDIAN	· · · · · · · · · · · · · · · · · · ·			01110.,,011	
VDDH					
VDDL					
VDDLS					
VDDP					
VSS					
	1	1 1	1		

5) FUNCTION SPECIFICATIONS

5.1 OUTLINE

The TMPR3922U consists of PDA system support logic, integrated with the TX3920 Processor Core designed by Toshiba.

5.2 TX3920 PROCESSOR CORE

The TX3920 processor core is a Toshiba-developed microprocessor core based on the R3000A RISC architecture developed by MIPS Group, a division of silicon Graphics, Inc. of the United States.

5.2.1 INSTRUCTIONS

All TX3920 Processor Core instructions are 32-bit instructions. Apart from some coprocessor instructions, the instructions are upwardly compatible with the R3000A. The TX3920 Processor Core instructions can be classified into six types.

■ Load and store instructions

Transfer data between memory and general-purpose registers.

Computational instructions

These include arithmetic, logical, shift, multiply, divide, and multiply-add instructions. The multiply-add instructions are extensions to the R3000A. The multiply instructions can also be used as three-operand instructions.

■ Special instructions

Used for system call or break point.

Jump and branch instructions

Change the control flow of a program. The Branch-Likely instruction is provided as an extension to the R3000A.

■ Coprocessor instructions

Perform operations for coprocessors. The R3000A LWCz and SWCz instructions are reserved instructions in the TX3920 Processor Core. Attempting execution generates a reserved instruction exception. Note that the COPz, CTCz and MTCz instructions are no-operation instructions, the CFCz and MFCz instructions load undefined data to general purpose registers (rt) in the TMPR3922U.

■ System control coprocessor instructions

Perform operations on the CP0 registers to manipulate the memory management and exception handing functions of the processor.

5.2.2 REGISTERS

■ The TX3920 Processor Core has following registers.

32 general purpose registers (32-bit)

■ HI/LO registers

Hold the result of multiply and divide operation

■ PC (Program Counter)

■ Cause register

Indicates the nature of the most recent exception

■ EPC (Exception Program Counter) register

Holds the program counter at the time the exception occurred, indicating the address where processing is to resume after the exception processing is completed.

Status register

Holds the operating mode status (user mode or kernel mode), interrupt masking status, diagnosis status and other such information.

BadVAddr (Bad Virtual Address) register

Holds the most recent virtual address for which a virtual address translation error occurred.

■ PRId register

Shows the revision number of the TX3920 Processor Core.

Cache register

Controls the instruction cache (reserved) and the data cache autolock bits.

Config register

Some configuration options.

- Context register
- Entry HI/LO register
- Index register
- Tag LO register
- Random register

TLB Random index.

■ Page mask register

Hold a comparison mask that sets the variable page size for each TLB entry.

■ Wired register

TLB wired boundary

■ Debug register

Control software debug exception.

M DEPC

Program counter for software debug exception.

5.2.3 MEMORY MANAGEMENT

The TX3920 Processor Core has a 4G-byte memory address space. The 4G-byte memory space consists of a 2G-byte user area and a 2G-byte kernel area. The kernel area contains a cache area and an uncache area. The TX3920 Processor Core provides a full-featured memory management unit (MMU) utilizing an on-chip Translation Lookaside Buffer (TLB). The on-chip TLB majur characteristics are:

- 64 × 64-bit wide entries
- 4K/16K/64K/256K/1M/4M page size
- · fully associative
- 2 entry micro TLB for instruction address translation
- instruction address translation accesses full TLB after micro-TLB miss
- data address translation accesses full TLB

5.2.4 PIPELINE

The TX3920 Processor Core pipeline consists of five stages. The pipeline configuration enables the TX3920 Processor Core to execute nearly all instructions in one clock.

5.2.5 CACHE

The TMPR3922U incorporates a 16K-byte instruction cache and a 8K-byte data cache. The instruction cache uses two-way set-associative mapping with a block size of 16 bytes. The data cache uses two-way set-associative mapping with a block size of four bytes. Both data and Instruction cache have a lock function that locks data in one direction. Either copy-back or write-through method is used to write data back to memory.

5.2.6 DSP FUNCTION

The TX3920 Processor Core has a high-speed multiplier/accumulator and supports 32-bit \times 32-bit multiplier operations, with 64-bit accumulator in one cycle.

5.3 PERIPHERAL FUNCTIONS

5.3.1 CLOCK GENERATOR

The TMPR3922U uses an internal PLL and an external cystal oscillator to generate a clock with 16 times the input clock frequency. The PLL oscillation can be halted externally to reduce power (is sipation.

5.3.2 WRITE BUFFER

The TMPR3922U incorporates a four-stage write buffer.

5.3.3 BUS INTERFACE UNIT (BIU) MODULE

The TMPR3922U has a Bus Interface Unit with the following features.

■ supports 2 Banks of SDRAM and/or DRAM (EDO)

- 16-bit or 32-bit SDRAM configuration
- 16-bit or 32-bit DRAM (EDO) configuration
- 4 Mbit, 16 Mbit and 64 Mbit parts supported
- page mode reads and writes supported
- · independent refresh counters for each bank
- self refreshing parts supported to retain memory when system is powered down

4 general purpose chip selects (CS3*-CS0*)

- 16-bit or 32-bit ports
- · programmable wait states
- · read page mode

2 general purpose chip selects (MCS3*-MCS0*)

- 16-bit or 32-bit ports
- programmable wait states
- read page mode
- WAIT signal supported

2 full PCMCLA slots

- 8-bit or 16-bit ports
- IORD and IOWR provided to support I/O cards
- WAIT signal supported

5.3.4 SYSTEM INTERFACE UNIT (SIU) MODULE

The TMPR3922U has a System Interface Unit with the following fea-

- multi-channel 32-bit DMA controller
- independent DMA controller for SIB to/from TC35143F audio/telecom codecs, high-speed serial, port, IRDA, UART, and general purpose UART
- · address decoding for the internal registers

5.3.5 CLOCK MODULE

The TMPR3922U has a Clock module with the following features.

- The TMPR3922U supports system-wide single crystal configuration, besides the 32 KHz RTC XTAL (reduces cost, power, and board space)
- common crystal rate divided to generate clock for CPU, sound, telecom, UARTs, etc.
- independent enabling of disabling of individual clocks under software control, for power management

5.3.6 CONCENTRATION HIGHWAY INTERFACE (CHI) MODULE

The TMPR3922U has a CHI module with the following features.

- high-speed serial Concentration Highway Interface (CHI) contains logic for interfacing to external full-duplex serial time-division-multiplexed (TDM) communication peripherals
- supports ISDN line interface chips and other PCM/TDM serial devices
- CHI interface is programmable (number of channels, frame rate, bit rate, etc.) to provide support for a variety of formats
- supports data rates up to 4.096 Mbps
- independent DMA support for CHI receive and transmit

5.3.7 INTERRUPT MODULE

The TMPR3922U has an Interrupt module with the following features.

- contains logic for individually enabling, reading, and clearing all TMPR3922U interrupt sources
- interrupts generated from internal TMPR3922U modules or from edge transitions on external signal pins

5.3.8 IO MODULE

The TMPR3922U has an IO module with the following features.

- contains support for reading and writing the 16 bi-directional general purpose IO pins and the 32 bi-directional multi-function IO pins
- each IO port can generate a separate positive and negative edge interrupt
- independently configurable IO ports allow the TMPR3922U to support a flexible and wide range of system applications and configurations

5.3.9 IR MODULE

The TMPR3922U has an IR module with the following features.

- IR consumer mode
 - allows control of consumer electronic devices such as stereos, TVs, VCRs, etc.
 - programmable pulse parameters

- · external analog LED circuitry
- · IRDA communication mode
 - IrDA 1.0 mode with filter is supported (BOF and EOF are detected by hardware and the bit pattern which data translation is necessary is detected and translated by hardware.)
 - Also IrDA 1.1 compliance (2.4/9.6/19.2/38.4/57.6/115.2 kbps are available)
 - 1.152 Mbps NRZ supported
 - 4 Mbps 4ppm/single plus supported (512 kbps and 4 Mbps with double pluse are not supported)
 - · CRC generation/check supported
 - Address filter mode supported
 - Power down mode (Power down register controls FIR clock to reduce power)
 - supported by the UART module within the TMPR3922U
 - external analog receiver preamp and LED circuitry
 - data rate = up to 115 kbps at 1 meter
- IR FSK communication mode
 - supported by the UART module within the TMPR3922U
 - external analog IR chip(s) perform frequency modulation to generate the desired IR communication mode protocol
 - data rate = up to 36000 bps at 3 meters
- carrier detect state machine
 - periodically enables IR receiver to check if a valid carrier is present

5.3.10 POWER MODULE

The TMPR3922U has a Power module with the following features.

- power-down modes for individual internal peripheral modules
- serial (SPI port) power supply control interface supported
- power management state machine has 3 states: RUNNING, DOZ-ING and SLEEP

5.3.11 SERIAL INTERCONNECT BUS (SIB) MODULE

The TMPR3922U has a SIB module with the following features.

- The TMPR3922U contains holding and shift registers to support the serial interface to the TC35143F codec devices
- interface compatible with slave mode 3 of the Crystal CS4216 codec
- synchronous, frame-based protocol
- The TMPR3922U always master source of clock and frame frequency and phase; programmable clock frequency
- each SIB frame consists of 128 clock cycles, further divided into 2 subframes of words of 64 bits each (supports up to 2 device simultaneously)
- independent DMA support for audio receive and transmit, telecom receive and transmit
- · supports 8-bit or 16-bit mono telecom formats
- supports 8-bit or 16-bit mono or stereo audio formats
- · independently programmable audio and telecom sample rates
- CPU read/write registers for subframe control and status

5.3.12 SERIAL PERIPHERAL INTERFACE (SPI) MODULE

The TMPR3922U has an SPI module with the following features.

- provides interface to SPI peripherals and devices
- full-duplex, synchronous serial data transfers (data in, data out, and clock signals)
- The TMPR3922U supplies dedicated chip select and interrupt for an SPI interface serial power supply
- . 8-bit or 16-bit data word lengths for the SPI interface
- · programmable SPI baud rate

5.3.13 TIMER MODULE

The TMPR3922U has a Timer module with the following features.

- Real Time Clock (RTC) and Timer
- 43-bit counter (30.517 μs granularity); maximum uninterrupted time = 3104 days

- 43-bit alarm register (30.517 μs granularity)
- 16-bit periodic timer (0.868 μs granularity); maximum timeout = 56.8 ms
- · interrupts on alarm, timer, and prior to RTC roll-over


5.3.14 UART MODULE

The TMPR3922U has a UART module with the following features.

- 2 independent full-duplex UARTs
- programmable baud rate generator
- · UARTA port used for general purpose serial control interface
- UARTB port used for serial control interface to external IR module
- UARTA and UARTB DMA support for receive and transmit

6) PACKAGE DIMENSION

6.1 TMPR3922U



PV-5000 CPU SETTING (USING THE PIN FOR PV-5000)

PIN	States after PON RESET	SHARP	SHARP I/O	PD Setting	DB Setting	External process
RAS0	LOW	RAS0	0			
RAS1	LOW	RAS1	0			
CAS0	LOW	CAS0	0			
CAS1	LOW	CAS1	0			
CAS2	LOW	CAS2	0			
CAS3	LOW	CAS3	0			
JTDI	_	NOT USE	<u> </u>			
JTDO	_	NOT USE	_			
JTMS	_	NOT USE	_			
JTCK	_	NOT USE	_			
SYSCLKIN	OSC OFF	OSC	1			
SYSCLKOUT	OSC OFF	OSC	0			
C32KIN	OSC ON	OSC	1			
C32KOUT	OSC ON	OSC	0			
C6MIN	OSC OFF	OSC	1			
C6MOUT	OSC OFF	OSC	0			
C48MOUT	LOW	C48MOUT	0			
BCLK	LOW	BCLK	0			
PWRCS	LOW	PWRCS	0			
PWRINT	<u> </u>	NOT USE	_			Pull Down
PWROK	_	POWER CONDITION OK SIGNAL	ı			
ONBUTN	_	ON KEY INPUT	ı			
CPURES	_	CPU CORE RESET INPUT	ı			
PON		POWER ON RESET INPUT	1			
VCC3	Pull Down	VCC3	ı	Pull Down		
IO15		RS232C EN	0	N	N	
1014		MAIN BATTERY I/F CLK	0	N	N	
IO13		MAIN BATTERY I/F OUT	0	N	N	
IO12		MAIN BATTERY I/F IN	1	N	N	
1011	Pull Down	NC (AC IN)		N	N	PU to VSTANDBY
IO10	Pull Down	DAA RING	1	N	N	PU to VST ANDBY
IO9	Pull Down	RESET for ANALOG chip & SED1354 & KBC	0	Y	N	
108	Pull Down	PPSH INTERRUPT		Υ	N	PU to VC>3.3

PIN		States after PON RESET	SHARP	SHARP I/O	PD Setting	DB Setting	External process
107		Pull Down	SPK ON	0	Υ	N	
IO6		Pull Down	UART-A CTS	1	N	N	
105		Pull Down	UART-A RTS	0	N	N	
104		Pull Down	MODEM EN or /DISEN	ī	N	N	
103		Pull Down	NOT USE (NOTIFICATION LED STOP BUTTON)	ı	N	Y	Pull Down
102		Pull Down	NOT USE (MAIN BATTERY DOOR OPEN)	ı	N	Y	Pull Down
101		Pull Down	PC CARD 1 BVD	1	N	Υ	
100		Pull Down	RESERVED (MIC REC BUTTON)	ı	N	Y	Pull Down
MIO31	CHIFS	Pull Down	UART-A DTR (18PIN)	0	N		
MIO30	CHICLK	Pull Down	TABLET CHECK	0	Υ		
MIO29	CHIDOUT	Pull Down	UART-A DCD (18PIN)	ı	N		
MIO28	CHIDIN	Pull Down	ALARM IN IN	1	N		
MIO27	DREQ	Pull Down	LED GREEN ON	0	N		
MIO26	DGRNT	Pull Down	DRAM VCC ON	0	N		
MIO25	BC32K	Pull Down	BC32K (Clock for G.A)	0	N		
MIO24	TXD	LOW	UART-A TXD (18PIN)	0	N		
MIO23	RXD	Pull Down	UART-A RXD (18PIN)	ı	N	_	
MIO22	CS1	Pull Down	TC6345 CS	0	Υ		PU to VCC3.3
MIO21	CS2	Pull Down	4Mb FLASH CS	0	Υ	_	PU to VCC3.3
MIO20	CS3	Pull Down	G.A CS	0	N		
MIO19	MCS0	Pull Down	SED1354 CS	0	Υ		PU to VCC3.3
MIO18	MCS1	Pull Down	PPSH CS + Copy CS	0	Υ	_	PU to VCC3.3
MIO17	RXPWR	Pull Down	IR ON	0	N		
MIO16	IROUT	Puil Down	OUTPUT IR FE	0	Υ		
MIO15	SPICLK	LOW	NOT USE (RESERVE for POINTING)	0	N		
MIO14	SPIOUT	LOW	NOT USE (RESERVE for POINTING)	0	N	_	
MIO13	SPIIN	Pull Down	NOT USE (RESERVE for POINTING)	1	N		Pull Down
MIO12	SIBMCLK	Pull Down	KEY INTERRUPT (from G.A)	1	N		Pull Down
MIO11	CARDREG	Pull Down	CARDREG	0	Υ	-	
MIO10	CARDIOWR	Pull Down	CARDIOWR	0	Υ		
MIO09	CARDIORD	Pull Down	CARDIORD	0	Y	·	
MIO08	CARD1CSL	Pull Down	CARD1CSL	0	Υ		
MIQ07	CARD1CSH	Pull Down	CARD1CSH	0	Υ	-	
MIO06	CARD2CSL	Puli Down	BL VCC ON	0	Υ		
MIO05	CARD2CSH	Pull Down	LED RED ON	0	N		
MIO04	CARD1WAIT	Pull Down	CARD1WAIT	1	Υ		PU to VCC3.3
MIO03	CARD2WAIT	Pull Down	B/U BATTERY CHECK	0	Υ		
MIO02	CARDDIR	Pull Down	CARD INTERRUPT	Ī	N	_	Pull Down
MIO01	MCS1WAIT	Pull Down	PPSH WAIT		Υ		PU to VCC3.3
MIO00	MCSOWAIT	Pull Down	SED1354 WAIT	ı	Υ		PU to VCC3.3
SIBSYNC	111000111111	LOW	SIB	0	LOW		
SIBDOUT		LOW	SIB	0	LOW		
SIBDIN		Pull Down	SIB	i	Pull Down		
SIBSCLK		LOW	SIB	0	LOW		
SIBIRQ		Pull Down	SIB	1	Pull Down		
IRINA	+	Pull Down	NOT USE	i		****	Pull Down
IRINB		Pull Down	NOT USE	i	-		Pull Down
FIROUT		LOW	NOT USE	0	LOW		
CARDET		Pull Down	INPUT IR FE	ī	Y		Pull Down
ENDIAN		LOW	LOW	1			i un Domi
		(conn to GND)	(conn to GND)		D.J.D.		
CS0		Pull Down	MASK ROM CS	0	Pull Down		

2-2. Analog Front end LSI (TC35143AF)

). Outline

TC35143AF is an analog front end LSI suitable for personal digital assistants (PDA) including HPC. It consists of a V.34 modem telephone line interface, sound interface compatible with the handsfree/handset system, and touch screen interface. The communication with the host processor is performed through the SIB (Serial Interface Bus). The LSI is connectable to a master processor with an SIB interface. Clocks used inside the TC35143AF are generated from the serial transfer clocks of the SIB interface. There is no need for any clock oscillator. Sampling data, control signals and status of each interface block is communicated with the host processor through the SIB interface.

2. Features

2.1 Telephone line interface

- 16-bit ADC/DAC
- Programmable input amplifier gain (2-stage, in steps of 6dB)
- · Full differential telephone line interface
- · Analog echo canceller is incorporated
- Programmable sampling frequency (3-stage: 7.2 kHz, 8 kHz, 9.6 kHz)

3.2 Sound interface

- 14-bit ADC/DAC
- 2 mike input lines, 2 speaker output lines (supports handsfree, handset system)
- · Power On/Off function for each block
- · Mike input mute switch, speaker input mute switch
- Programmable mike amplifier gain (2 types: 15 stages in steps of 1.5 dB and 4 stages in steps of 6 dB)
- Programmable speaker output level attenuator (8 stages in steps of 3 dB)
- Programmable sampling frequency (4 stages in steps of 8 kHz, about 11.03 kHz, 16 kHz, about 22.05 kHz)

2.3 Touch screen interface


- Voltage measurement 10-bit ADC
- · Touch starting mode from stand-by state
- Plate applied voltage generation circuit
- General-purpose analog input port (4 inputs)

2.4 Others

- Interrupt output port (programmable interrupt factor setting function)
- Multichip connection through SIB interface (SIB clock input fixed to 9.216 MHz)
- General-purpose I/O port (10 ch)
- +3.3 V battery power supply
- 64-pin QFP package

3. System block diagram

A typical system configuration is shown below.



4. Pin description

4.1 Pin configuration diagram




Fig. 4.1.A Pin diagram of TC35143AF

4.2 Pin function

Table 4.2.A TC35143AF pin functions

Symbol	Pin No.	A/D/P	1/0	DEF	Group	Description
SCLK	58	D	I		HOST	Serial data transfer clock. Serial data is transferred synchronizing with this clock. SCLK is used as the master clock for TC35143AF. The specification of SCLK is 9.216 MHz, with duty ratio 50%. Connect to the clock output of SIB master chip.
SSYNC	56	D	1	_	HOST	This signal provides synchronization for serial data frames. 72 kHz clock. 1 frame consists of 128 bits of serial data. Connect to the synchronizing signal output of SIB
SDIN	59	D	1	_	HOST	master chip. Serial input data terminal. Serial data input through the SDIN terminal is latched inside at the felling edge of SCI K. Connect to the data are to 10 IR.
SDOUT	57	D	0	HZ	HOST	at the falling edge of SCLK. Connect to the data output of SIB master chip. Serial output data terminal. Serial data output through SDOUT terminal is output, synchronizing with the rising edge of SCLK. Connect to the data input of SIB master
IRQ	60	D	0	L	HOST	chip. Interrupt output terminal. Interrupt factors output from the control resistor to this
-RST	55	D	1	_	HOST	terminal are set. The signal level at the time of interrupt is active high.
TSPX	45	A	1/0	HZ (IN)	TSC	System reset. This signal is active low. Interface terminal for touch screen X plate. Open when not in use.
TSMX	43	A	1/0	HZ (IN)	TSC	
TSPY	42	A	1/0			Interface terminal for touch screen X place. Open when not in use.
TSMY	44			HZ (IN)	TSC	Interface terminal for touch screen Y plate. Open when not in use.
		Α	1/0	HZ (IN)	TSC	Interface terminal for touch screen Y plate. Open when not in use.
AIN0	40	Α		_	ADC	General-purpose input terminal for 10-bit ADC. Open when not in use.
AIN1	39	Α	1		ADC	General-purpose input terminal for 10-bit ADC. Open when not in use.
AIN2	38	Α			ADC	General-purpose input terminal for 10-bit ADC. Open when not in use.
AIN3	37	Α	1	_	ADC	General-purpose input terminal for 10-bit ADC. Open when not in use.
ADSYNC	5	D	ı	_	ADC	Synchronizing clock input terminal when putting 10-bit ADC in the external clock synchronizing mode. ADC starts conversion synchronizing with the edge of ADSYNC. Pull down when not in use.
EXRINT	47	Α	1		TSC	Terminal to which external resistance is connected, for adjusting detection sensitivity in touch detection mode. Connect a resistance of more than 16 k Ω between AVDD5.
TELOP	28	Α	0	HZ	TEL	Positive polarity output terminal for telephone line CODEC
TELON	29	Α	0	HZ	TEL	Negative polarity output terminal for telephone line CODEC
TELIP	33	Α	Ť	_	TEL	Positive polarity input terminal for telephone line CODEC. Open when not in use.
TELIN	34	Α	i		TEL	Negative polarity input terminal for telephone line CODEC. Open when not in use.
VBO1P	12	A	0	HZ	VB	Positive polarity output terminal 1 for sound CODEC. It is used for the handset speaker.
VBO1N	13	Α	0	HZ	VB	Negative polarity output terminal 1 for sound CODEC. It is used for the handset speaker.
VBO2P	14	Α	0	HZ	VB	Positive polarity output terminal 2 for sound CODEC. It is used for the external speaker.
VBO2N	15	Α	0	HZ	VB	Negative polarity output terminal 2 for sound CODEC. It is used for the external speaker.
VB1N1P	19	Α	ı	_	VB	Positive polarity input terminal 1 for sound CODEC. It is used for the hand mike. Open when not in use.
VBIN1N	20	Α	1	_	VB	Negative polarity input terminal 1 for sound CODEC. It is used for the hand mike. Open when not in use.
VBIN2P	21	A		_	VB	Positive polarity input terminal 2 for sound CODEC. It is used for the external mike. Open when not in use.
VBIN2N	22	A	1	_	VB	Negative polarity input terminal 2 for sound CODEC. It is used for the external mike. Open when not in use.
MICBIAS	24	A	0	HZ	VB	This is a power supply terminal for an electret condenser microphone. Insert a 2-k Ω resistance and more than 10 μ F electrolytic capacitor in series between this pin and the analog GND.
GPI00	49	D	I/O	HZ (IN)	GPIO	These are general-purpose I/O ports. The selection of input and output and the output
GPIO1	50	D	I/O	HZ (IN)	GPIO	level are set by the control resistor. After resetting, the ports are put in the input mode
GPIO2	51	D	1/0	HZ (IN)	GPIO	as a default state. Pull down when not in use.
GPI03	52	D	1/0	HZ (IN)	GPIO	
GPIO4	62	D	1/0	HZ (IN)	GPIO	
GPIO5	63	D	1/0	HZ (IN)	GPIO	
GPIO6	1	D	1/0	HZ (IN)	GPIO	
GPIO7	2	D	1/0	HZ (IN)	GPIO	
GPIO8	3	D	1/0	HZ (IN)	GPIO	
GPIO9	4	D	1/0	HZ (IN)	GPIO	
TEST1	7	D	1/0	- (114)	ETC	Test pin. Fix to GND.
TEST2	6	D	 		ETC	Teat pin. Lix to GND,
VREF	25	A	1/0	HZ (OUT)	ETC 1	This pin is an internal analog reference voltage. Insert an electrolytic capacitor of more than 10µF between this pin and analog GND. The attributes of input and outpu, are
						determined by resistor setting.

Symbol	Pin No.	A/D/P	1/0	DEF	Group	Description
DVDD1	48	Р	_	_	POW	This pin is a digital power supply. Fix to +3.3 V. Insert a 0.1µF laminated ceramic
DVDD2	64	Р	_		POW	capacitor between this pin and the digital VSS of the same number. Insert the capacitor as close to the pin as possible.
AVDD1	11	Р	_		POW	This pin is an analog power supply. Fix to +3.3 V. Insert a 0.1µF laminated ceramic
AVDD2	18	Р	_		POW	capacitor between this pin and the analog VSS of the same number. Insert the
AVDD3	27	Р	_	_	POW	capacitor as close to the pin as possible.
AVDD4	32	Р	_	_	POW	
AVDD5	46	Р	_	_	POW	
DVSS1	54	Р		_	POW	Connect this pin to the digital GND. The pattern must be designed so that this pin is
DVSS2	8	Р		_	POW	separated from the analog GND.
AVSS1	16	Р			POW	Connect this pin to the analog GND. The pattern must be designed so that this pin is
AVSS2	23	Р		_	POW	separated from the digital GND.
AVSS3	30	Р	_	_	POW	
AVSS4	35	Р			POW	
AVSS5	41	P	_		POW	
CVSS1	10	Р	_	_	POW	This is a common GND for the analog and digital sections. Connect this pin to the
CVSS2	36	Р	_	_	POW	analog GND.
N.C.	9, 17, 26, 31, 53, 61	-	_		_	Non-connection pin. Make is open.

Note: • A/D/P mean an Analog terminal, Digital terminal, and Power terminal.

- DEF means reset state. H/L stand for output levels. Hz means high impedance and IN means input state (high impedance).
- Group categories are as follows:
 HOST-Host interface, TSC-Touch screen interface, TEL-Telecom CODE, VB-Voice band CODEC, ETC-The other, POW-power supply.

5. Functional description

5.1 Hardware interface





Fig. 5.1.A A typical TC35143AF system configuration

2-3. 16M DRAM

1. DESCRIPTION

This is a family of 1,048,576 \times 16 bit Extended Data Out CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage (+5.0V or +3.3V), refresh cycle (1K Ref. or 4K Ref.), access time (-45, -5, or -6), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 1M \times 16 EDO Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as graphic memory unit for microcomputer, personal computer and portable machines.

2. PIN CONFIGURATION (Top Views)



 A10 and A11 are N.C for KM416C/V1204C (5V/3.3), 1K Ref. product)

T: 400mil 50 (44) TSOP II

Pin Name	Pin Function				
A0-A11	Address Inputs (4K Product)				
A0-A9	Address Inputs (1K Product)				
DQ0-15	Data In/Out				
Vss	Ground				
RAS	Row Address Strobe				
UCAS	Upper Column Address Strobe				
LCAS	Lower Column Address Strobe				
w	Read/Write Input				
ŌĒ	Data Output Enable				
Vcc	Power (+5V)				
	Power (+3.3V)				
N.C	No Connection				

2-4. 4M flash memory

1. General description

TC58FVT400/B400 are 4,194,304-bit (consisting of 524,288 words \times B bits or 262,144 words \times 16 bits) flash memories which are electrically erasable and writable by a 3-V battery. Using the JEDEC standard command control method for the standard E2PROM, they can easily interface with a microprocessor and data can be easily written onto and erased from memory on board. The execution and verification of write and erase are automatically performed inside. Data can be erased in a batch or by block or blocks.

The package is a 44-pin plastic SOP or 48-pin TSOP suitable for high-density, thin-type mounting.

2. Pin connections (TOP VIEW)

TC58FVT400FT/B400FT (TSOP)

A15 🗖 1	48 🗖 A16
A14 🗖 2	47 BYTE
A13 🗖 3	46 □ VSS
A12 🗖 4	45 🗀 DQ15/A-1
A11 🗖 5	44 🗖 DQ7
A10 🗖 6	43 🗆 DQ14
A9 🗖 7	42 🗖 DQ6
A8 □ 8	41 🗖 DQ13
N.C 🗖 9	40 🖾 DQ5
N.C 🗖 10	39 □ DQ12
WE 🗆 11	38 🗀 DQ4
RESET 🗆 12	37 🗀 VDD
N.C 🗖 13	36 🗀 DQ11
N.C 🗖 14	35 🗀 DQ3
RDY/BSY 15	34 □ DQ10
N.C 🗖 16	33 🗀 DQ2
A17 🗖 17	32 🗖 DQ9
A7 🗖 18	31 🗀 DQ1
A6 🗖 19	30 🗀 DQ8
A5 🗖 20	29 DQ0
A4 🗖 21	28 □ ÕĒ
A3 🗖 22	27 🗖 VSS
A2 🖂 23	26 □ ĈĒ
A1 🗆 24	25 □ A0

3. Pin names

A0 ~ A17	Address input
DQ0 ~ DQ14	Data input and output
DQ15/A-1	Data input and output/address input
CE	Chip enable input
ŌE	Output enable input
BYTE	Word/byte selection input
WE	Write enable input
RDY/BSY	Ready/busy output
RESET	Hardware reset input
NC	Not connected
VDD	Power supply
Vss	Ground

2-5 Key gate array specifications

1. General description

- 1) Outputs the electric current dimmer control signals (VR1, VR0)
- 2) Outputs the duty dimmer control signal (BLCPWN).
- 3) General-purpose I/O port (10[2:0])
- Outputs the delay control signal (LPOUT) for A/D conversion start timing.
- 5) Generates MROM chip selects (MROMCS7B MROMCS2B).
- 6) Generates FROM chip select (PFROMB).
- 7) Key control (ROW[7:0], KEYINT)

2. MROM chip select signals

Mask ROM chip select signals are active low signals which are generated by the higher latch address LHAs5 (generated inside), LHA24 (generated inside), address LHA23, and chip select signal CSOB). The output is controlled by the try state control VCC31N and in high impedance when the VCC31N is at low level.

A pullup resistance is required externally. The logical table is as follows:

Select	Capacity	Address	Logic
MROMCS7B	8MB	1F800000 -1FFFFFF	LHA25=1, LHA24=1, LHA23=1, CSOB=0
MROMCS6B	8MB	1F000000 -1F7FFFF	LHA25=1, LHA24=1, LHA23=0, CSOB=0
MROMCS5B	8MB	1E800000 -1EFFFFF	LHA25=1, LHA24=0, LHA23=1, CSOB=0
MROMCS4B	8MB	1E000000 -1E7FFFF	LHA25=1, LHA24=0, LHA23=0, CSOB=0
MROMCS3B	8MB	1D800000 -1DFFFFF	LHA25=0, LHA24=1, LHA23=1, CSOB=0
MROMCS2B	8MB	1D000000 -1D7FFFF	LHA25=0, LHA24=1, LHA23=0, CSOB=0

* LHA25 and LHA24 are address signals (inside) generated by latching HA12 and HA11, respectively, at the rise of ALE. PONB or VCC31N is reset when low.

3. FROM chip select

FROM chip select signals are active low and selected by CS2B (CS1NB) when a mask ROM memory board is mounted and selected by CS0B (CS0B) when not. They are controlled by the try state control signal VCC3IN and in high impedance when the VCC3IN is low. The presence or absence of the memory board is judged by the MBINB. If the MBINB is low, the memory board is mounted and it is high, the memory board is not mounted. The inversion output of MBINB is output as MBINOUT.

4. Key control

When VCC3IN is high and when any bit of the COLUMN [15:0] is high, KEYINT is becomes high.

Address HA[8:1] is latched by ROWSTB (internal signal) generated by a combination of LHA24 (generated inside) and chip select signal KGACSB, and output to ROW [7:0]. Address HA [8:1] is in high impedance when each bit of ROW [7:0] is 0. It also becomes 0 when the VCC3IN is low.

By reading address 60XXXXXXh, COLUMN [15:0] is read into data bus D [15:0].

5. Setting resisters

The duty dimmer (period, duty ratio), A/D conversion start timing delay are general-purpose I/O (Read/Write) are set by setting the following four resisters. Each of the four resisters is readable and writable

Backlight dimmer: 61000000h
 Periodical resister: 61000004h
 Reset resister: 61000008h
 Delay resister: 6100000Ch
 R/W

5.1 Backlight dimmer

Address:

61000000h R/W VR, TEST, IOWE

bit	1	9	8	7	6	5	4	3	2	1	0
				٧	٧	Т			ı	ı	ı
				R	R	E			0	0	0
ĺ	—	—	_	1	0	S	-	_	W	w	w
			1			Т			E	E	E
									2	1	0
Initial value	_			0	0	0		_	0	0	0

VR[1:0]:

Controls the output of VR1 and VR0 terminals.

Outputs low when 0 and high when 1.

TEST:

The machine gets into the test mode when 1 is written. Usually set to 0.

IOWE[2:0]:

I/O switching bit for general-purpose I/O port 10 [2:0]. Correspond to 102, 101, 100, Input when 0 and output when 1. 10[2:0] needs a pull-down resistance.

* The value currently set is returned when reading.

All bits are 0 when PONB is low.

5.2 Periodic resister

Address:

- 	bit	1	9	8	7	6	5	4	3	2	1	0
				E N	B P							
		-			W	W	W F	W	W	W	W	W F
					7	6	5	4	3	2	1	0
	Initial value			0	0	0	0	0	0	0	0	0

EN:

This is the enable signal which outputs BLCPWN.

No output when EN = 0; output when EN = 1.

BPWN[7:0]: The period of BLCPWN is set by writing 00h ~ FFh. The range can be set 993 Hz (1007 us) to 113.8 Hz (8.79 ms), by writing 00h and FFh, respectively.

Frequency Fd = BC32K/(BPWF+33)

Period T = 1/Fd

* The value currently set is returned when reading. All bits become 0 when PONB or VCC3IN is low.

5.3 Reset resister


Address:		61	0000	08h	R/V	V E	3PDF	=			
bit	1 0	9	8	7	6	5	4	3	2	1	0
		_	B P D F	B P D F	B P D F 6	B P D F 5	B P D F	B P D F	B P D F 2	B P D F	B P D F 0
Initial value			0	0	0	0	0	0	0	0	0

BPDF[8:0]: Sets the high period width of the BLCPWN signal. Always outputs low by writing 000h. Always outputs high by writing 1FFh.

* The value currently set is returned when reading.

All bits become 0 when PONB or VCC3IN is low.

The relationship between the period and duty ratio is shown below. For the setting of each resister, see the attached data.



5.4 Delay resister

Address:

6100000Ch R/W IOB, LPDLY

bit	1	9	8	7	6	5	4	3	2	1	0
	1 0 B 2	1 0 B 1	0 B 0	L P D L Y 7	L P D L Y 6	L P D L Y 5	L P D L Y 4	L P D L Y 3	L P D L Y 2	L P D L Y 1	L P D L Y 0
Initial value	0	0	0	0	0	0	0	0	0	0	0

IOB [2:0]:


I/O port output bit

Outputs low when 0 and high when 1.

LPDLY [7:0]: Sets the delay time of LP delay signal LPOUT by writing 00h FFh.

> Delay time Td = (256 LPDLY).VCK. The pulse width of LPOUT is 2 × VCK.

* The value currently set is returned when reading. All bits become 0 when PONB is 0.




2-6 DUAL CHANNEL STEP DOWN DC-DC **CONVERTER CONTROLLER SB3052P**

- 5V/3.3V (internally fixed), dual output step-down DC-DC converter
- High load follow-up by current control PWN method.
- High-efficiency conversion (95%) by synchronous commutation. High efficiency is maintained by lowering the frequency under light
- External power MOSs are all Nch-MOSFET.
- Maximum Duty width is 92% (300 kHz).
- PWM frequency can be selected between 200 KHz/300 kHz. Possible to synchronize with external oscillator.
- Shut-down and stand-by functions, overcurrent protection (drooping type), soft start function.
- Two high-performance comparators are incorporated. Suitable for generating the output voltage power good signal.

Pin configuration diagram


SSOP-28P PACKAGE



No.	Symbol	Description					
1	RS3	3.3 V current comparator (+) input					
2	SS3	3.3 V soft start time setting					
3	PWON3	3.3 V ON/OFF input					
4	CMPI1	Comparator 1 non-inversion input					
5	CMPI2	Comparator 2 non-inversion input					
6	CMPV	Comparator 1&2 positive power supply input					
7	CMPO2	Comparator 2 output					
8	CMPO1	Comparator 1 output					
9	SGND	Small signal ground					
10	VREF	3.3V reference voltage output					
11	FSYN	Internal oscillator frequency setting/external					
		synchronizing signal input					
12	PWON	Power-on signal input (LOW=Shutdown)					
13	PWON5	5.0 V ON/OFF input					
14	SS5	5.0V soft start time setting					
15	RS5	5.0V current comparator (+) input					
16	VU5	5.0V upper arm power NMOSFET drive					
17	LCNX5	5.0V switching node					
18	BOOST5	5.0V upper arm power NMOSFET driving power supply input					
19	VL5	5.0V lower arm power NMOSFET drive					
20	PGND	Power ground					
21	OUT5	5.0V voltage detection/current comparator (–) input					
22	V5	Internal 5V power supply output					
23	VIN	Power supply input					
24	VL3	3.3V lower arm power NMOSFET drive					
25	BOOST3	3.3V upper arm power NMOSFET driving power supply input					
26	LCNX3	3.3V switching node					
27	VU3	3.3V upper arm power NMOSFET drive					
28	OUT3	3.3V voltage detection/current comparator (-) input					

2-7 RS-232C line driver/receiver

Block diagram/terminal connection diagram (top view)



- Note 1: VDD and VSS are terminals from which internally boosted voltage is output. Do not connect loads directly to this terminal.
- Note 2: It is recommended use capacitors C1 C5 with a voltage resistance of more than 20V. Insert \blacksquare bypass capacitor of 0.1 1 μ F between VCC and GND.
- Note 3: When used with VCHA = L (5V mode), it is not necessary to connect the C5 capacitor. Keep pins 5 and 7 open.
- Note 4: The pull-up resistance for driver input is an active resistance.

Logical value table

Driver

STBY	DIN	DOUT	Remarks
L	х	Z	Stand-by mode (D/D conversion stopped)
Н	L	Н	Space level output
Н	Н	L	Mark level output

Receiver

		RIN		ROUT		
STBY	EN	R3 ~ R4	R1 ~ R2	R3 ~ R4	R1 ~ R2	Remarks
L	L	х	х	Н	Н	Stand-by mode 1 (D/D conversion stopped)
L	Н	L	x	Н	Н	Stand-by mode 2 (D/D conversion stopped, R3 ~ R4 in action)
L	н	Н	×	L	Н	Stand-by mode 2 (D/D conversion stopped, R3 ~ R4 in action)
Н	Х	ı	-	Н		Mark level input
Н	Х	ŀ	+	L		Space level input

Switching between 3V and 5V (Note 14)

VCHA	Operation mode
L	5V mode (dual boosting)3V mode
Н	3V mode (triple boosting)

H: High level, L: Low level, Z: High impedance, X:H or L


Note1: The switching of the VCHA terminal must be performed in the stand-by mode (\overline{STBY} =L).

2-8 Constant-current, constant-voltage battery charger with input current limit (LT1511)

Features

- Simple design for charging NiCd, NiMH, and lithium rechargeable batteries the charge current is programmable by a resistance or DAC.
- The adapter current loop tolerates the maximum charge current when the computer is being used.
- An accuracy of 0.5% is obtained in the voltage mode charge.
- · High efficiency by 4A built-in switch, current mode PWN.
- 5% charge current accuracy
- Variable low-voltage lockout
- Power is automatically shut down when AC adapter is removed.
- Low battery current consumption: 3 μA
- Current can be sensed by either battery terminal.
- · Charge current soft start
- Shutdown control

2. Block diagram.



3. Pin description

GND (Pins 1, 4, 5, 7, 16, 23, 24): Ground pin

SW (Pin 2): Switch output. A short key catch diode must be installed close to the SW pin and GND, by using a short lead.

Vcc (pins 20, 21, 22): Chip power supply. For proper bypassing, it is required to have a low ESR capacitor of more than 20 μF with the shortest lead. VCC must be at least 3V higher than VBAT within the range of 8V to 28V. When VCC drops below 7V, low-voltage lock starts, stopping switching operation. Note that there is a parasitic diode between SW pin and VCC pin. When the battery is used, VCC nust not be lower than 0.7 V from SW. Short 3 VCC pins in group.

BOOST (pin 3): This pin is a low ON voltage and consumes less power, and thus is used for boost trapping and driving the switch power NPN transistor. Under normal operation, VBOOST = VCC + VBAT. The maximum allowable VBOOST is 55 V.

SENSE (pln 12): It is possible to sense by either of the current amplifier CA1 input and battery.

BAT (pin 14): Current amplifier CA1 input.

SPIN (pin 13): This pin is used for the internal amplifier CA1 bias. It is required to connect to RS1, as shown in the 3A lithium battery charger circuit (Fig. 1).

PROG (pin 19): This pin is used for charge current programming and system loop compensation. During normal operation, VPROG is maintained at around 2.465V. When shorted to GND, switching is discontinued. When programming the charge current using the microprocessor control DAC, the current must be synchronized following up maximum 2.465V.

Vc (pin 18): This is the internal loop control signal for the current mode PWM. Switching is started at 0.7V. Higher the VC value, the higher the charge current during the normal operation. When a capacitor of more than 0.33 μF is connected to GND, noise is filtered to ontrol soft start speed. Switching is stopped by pulling down this pin ω L. The standard output current is 30 μA .

OVP (pin 8): This in an input to amplifier VA which has 2.465V threshold.

The standard input current is about 3nA. To charge the lithium-ion battery, the VA monitors the battery voltage and reduces the charge voltage when the battery voltage reaches the preset value. The OVP pin must be grounded when not used.

UV (pin 6): Low-voltage lockout input. Threshold at the rise is 6.7V, with 0.5V hysteresis. Switching is stopped by low-voltage lockout. When power supply (usually wall adapter output) to the chip is stopped, UV pin must be pulled down below 0.7 V (a resistance of 5K is needed between adapter output and ground). Otherwise, the reverse battery current passing through the chip becomes about 200 μA, instead of 3μA. UV pin must not be in float state. If the UV pin is connected to VIN without using voltage dividing circuit, the internal 6.7V low-voltage lockout is started.

UVvour (pin 17): This is a low-voltage lockout status open collector output. In low voltage state, this pin is in L state. When an external pull-up resistance is connected, an active VCC becomes H. Even when VIN is removed, UVOUT is kept in L, and the pull-up current must be kept at less than 100 μA.

CLP (pin 9): This is a positive input to the power supply current limit amplifier CL1. The threshold is set to 100mV. When using for limiting the power supply current, a filter which filters 200 kHz switching noise is needed.

CLN (pin 10): This is a negative input to the amplifier CL1 and connected to VCC. To reduce noise further, connect to VCC bypass capacitor.

COMP1 (pin 11): This is an amplifier CL1 compensation no de. When using the input current amplifier CL1, a capacitor of 200 pF is needed between this pin and ground. When input adapter current is limited, this node increases to 1V. When the COMP1 is forcefully made to L by the external transistor, the amplifier CL1 becomes in operative. (Adapter current limit is removed.) COMP1 can source 200 \(\mu A\).

COMP2 (pin 15): This is also an amplifier CL1 compensation node. Its voltage is up to 2.8 V when input adapter current is limited or when constant-voltage charge is performed.

2-9. PCMCIA control ER (TC6345AF)

1) GENERAL DESCRIPTION


The TC6345AF is a small footprint ASIC intended for use with Personal Information communicators, that are based on the TMPR3905/12.

The TC6345AF provides full level-shifting and isolation buffers for a single 3.3V or 5V PCMCIA socket, including address and data busses, as well as PCMCIA control and status signals.


2) FEATURES

- Replaces discrete buffers with a single TC6345AF chip per PCMCLA socket
- Full level-shifting and buffering for 3.3V and 5V sockets.
- Supports PCMCIA control/status signals, minimizing system impact to the TMPR3905/12 general purpose I/O pins.
- · Sensing of card operating voltage for future 3.3V cards
- Provides control registers and pins for generating on/off control signals for switchable card VCC and VPP power supplies
- Includes system address latch, which is needed to generate the upper address bits for ROM, SRAM and Flash
- 128-pin LQFP package (14mm × 14mm body, 0.4mm pin pitch)

3) PACKAGE DIMENSION



4) BLOCK DIAGRAM



Note: This figure illustrates I/O pins configured in a typical PCMCIA arrangement. Some pins can be configured in other ways.

5) PIN ASSIGNMENT

NO.	1/0	SIGNAL NAME
1	_	VSS
2	0	BHA [4]
3	1/0	BCRDRST
4	0	BHA [5]
5	1/0	CRDSENSE2*
6	0	BHA [6]
7	0	BHA [25]
8	0	BHA [7]
9	0	BHA [24]
10	0	BHA [12]
11	_	VDDS
12	0	BHA [23]
13	0	BHA [15]
14	0	BHA [22]
15	0	BHA [16]
16	0	BHA [21]
17	1/0	BCRDRDY
18	0	BHA [20]
19	0	BWE*
20	0	BHA [19]
21	0	BHA [14]
22	_	VDDS
23	0	BHA [18]
24	0	BHA [13]
25	0	BHA [17]
26	0	BHA [8]

1	NO.	1/0	SIGNAL NAME	
7	27	0	BIOWR*	
7	28	0	BHA [9]	
7	29	0	BIORD*	
7	30	0	BHA [11]	
7	31	1/0	CRDSENSE1*	
7	32	_	VSS	
1	33	_	VDDS	
7	34	0	BOE*	
	35	0	BCRDCSH*	
1	36	0	BHA [10]	
1	37	I/O	BHD [7]	
]	38	0	BCRDCSL*	
	39	I/O	BHD [6]	
	40	I/O	BHD [15]	
	41	I/O	BHD [5]	
	42	I/O	BHD [14]	
1	43	I/O	BHD [4]	
	44	I/O	BHD [13]	
	45	I/O	BHD [3]	
	46	1/0	BHD [12]	
1	47	I/O	CRDDET1*	
1	48	1/0	BHD [11]	
1	49		VSS	
1	50	1/0	CRDSW*	
	51	1/0	LHA [23]	
7	52	1/0	LHA [22]	

	NO.	1/0	SIGNAL NAME
	53	1/0	LHA [21]
	54	1/0	LHA [13]
1	55	1/0	LHA [14]
	56	1/0	LHA [15]
1	57	1/0	LHA [16]
	58	1/0	LHA [17]
1	59	1/0	LHA [18]
1	60	1/0	LHA [19]
	61	1/0	LHA [20]
1	62	1/0	CRDVPPON [0]
	63	I/O	CRDVPPON [1]
1	64	_	VDD
]	65		VSS
1	66	I/O	CRDVCCON [0]
1	67	I/O	CRDVCCON [1]
]	68	1	RESET*
1	69	1	HA [0]
1	70	1	HA [1]
	71	1	HA [2]
1	72	1	HA [3]
	73	ı	HA [4]
1	74	ı	HA [5]
1	75	- 1	HA [6]
	76	ı	HA [7]
1	77	I	HA [8]
	78	Ī	HA [9]

NO.	1/0	SIGNAL NAME	
79	ı	HA [10]	
80	1	HA [11]	
81	_	VDD	
82	1	HA [12]	
83	0	CRDINT	
84	1	IORD*	
85	1	IOWR*	
86	1	CRDREG*	
87	0	CRDWAIT*	
88	1	CRDCSL*	
89	1	CRDCSH*	
90	1	CS*	
91	ı	WE*	
92	1	ALE	
93	-1	RD*	
94	1/0	HD [0]	
95	1/0	HD [1]	
96		VSS	
97		VDD	
98	1/0	HD [2]	
99	I/O	HD [3]	
100	1/0	HD [4]	
101	1/0	HD [5]	
102	1/0	HD [6]	
103	I/O	HD [7]	
104	1/0	HD [8]	


110 100 010111 11115

NO.	1/0	SIGNAL NAME
105	1/0	HD [9]
106	1/0	HD [10]
107	1/0	HD [11]
108	1/0	HD [12]
109	I/O	HD [13]
110	1/0	HD [14]
111	1/0	HD [15]
112	_	VSS
113	1/0	CRDDET2*
114	1/0	BCRDWP
115	1/0	BHD [2]
116	1/0	BHD [1 0]
117	I/O	BHD [1]
118	1/0	BHD [9]
119	I/O	BHD [0]
120	1/0	BHD [8]
121	0	BHA [0]
122	1/0	BCRDBVD2
123	0	BHA [0]
124	0	BCRDREG*
125	0	BHA [2]
126	0	BHA [3]
127	1	BCRDWAIT*
128		VDDS


NO I/O SIGNAL NAME

2-10. IR MODULE

1) Block Diagram




2) Pin Configuration




2-11. Elevating Voltage DC-DC Converter (SB2020P)

1) Pin Assignment and Function



Pin	Symbol	Function
1	GND	Ground pin
2	VOUT	Regulator output pin
3	VR_EXT	PNP transistor drive pin
4	CSS	Software start capacitor connect pin
5	VUP	SWR output/power pin
6	CE	Chip enable pin
7	SWR_EXT	SWR external transistor drive pin (CMOS output)
8	Lx	SWR switch pin

2) Block Diagram



2-12. LCD contrast control

The display contrast of this unit is D-A converted by the general-purpose port of the LCD controller and supplied to the VCON terminal of the LCD unit.

D-A conversion is performed in 256 stages by 8 bits of each of VR1 to VR8 allocated to the LCD controller general-purpose port.

The optimal value of contrast is factory set and stored in the 4MB flash memory.

Therefore, whenever the 4MB flash memory ore PWB unit is replaced, the contrast needs to be set again.

Here is the procedure for setting the contrast.


[Setting procedure]

No	Operating procedure	Display	Check item
1	Enter the Normal diag mode with "2" + "W" + RESET	Diag menu	
2	Select 2. SET contrast with the tablet and press Enter.		
3	Adjust the contrast with - key so that the four lines at the center of the screen are clear and uniform in thickness.		
4	Press [CTRL] + [W] to store the contrast value in memory.	Office of the state of the stat	Set Flash: ***OK Check the display of OK.
5	Press [POWER] to return to the Menu.		

LCD Vcon terminal configuration

The potential of the contrast control terminal Vcon is converted into the LCD driving voltag 20e (VLCD) by the circuit shown in Figure 1, which is incorporated in the LCD unit.

The LCD driving voltage (VLCD) is automatically adjusted according to the ambient temperature by the temperature compensating circuit.



2-13. State of battery charge

1) State of battery charge of main battery

This unit shows the state of battery charge o 20f the main battery in the following three ways.

The state of battery charge is sensed by the BMU (battery management unit) of the battery pack and data is sent to the CPU.

Residual voltage capacity	Displayed by OS	
about 100 - 20%	GOOD	
about 20 - 7.5%	LOW	
below 7.5%	VERY LOW	

2) State of battery charge of back-up battery


This unit shows the state of battery charge of the back-up battery in the following three ways.

The state of battery charge is measured by the AD converter of ANALOG ASIC (TC3514 203AF) and displayed as shown below.

The voltage of the back-up battery is measured with a dummy load applied to the battery.

The dummy load is controlled by the 101 of GA (SC12307-0J).

Residual voltage capacity	Displayed by OS	
about 2.4 V	GOOD	
about 2.4 - 2.1 V	LOW	
below about 2.1 V	VERY LOW	



2-14. Description of the PV5000 power supply circuit

For the power supply, see the power supply circuit diagram.

- The SW1 alone turns on when the user removes the power supply starting rubber or when the AD adapter is connected to the PC.
- 2) The SW2 SW5 turn on when the user presses the [POWER] key.
- After step 2, the SW2 remains on except when the following conditions are satisfied.
 - The main battery and back-up battery discharged completely and the AC adapter is not connected.
 - (2) The user pressed the full reset switch.

DV 5000 Davies avente sincult

- After step 2), the SW3 SW5 remain OFF when the unit is off and ON when the unit is on.
- The back-up battery retains the CPU/GA/RS232C 64MB DRAM connected to VSTANDBY.

The switches are controlled by the following signals:


SW1: Turns on and off by the main battery or the AC adapter. (Turns on when there is a voltage on VCC5.)

SW2: CPU's M1026 (DRAMVCCON)

SW3: CPU's PWRCS

SW4: CPU's PWRCS

SW5: CPU's M106 (BLVCCON)



2-15. Lithium-ion secondary battery

1. Major functions of battery pack

Here are some of the major functions of the battery pack and the related characteristics of the PC.

- The battery management unit (BMU) manages the residual capacity of the battery block in the unit of ampere hour. The quantity of electricity measured in Ah is converted by internal arithmetic operation of the BMU into the quantity of energy measured in Wh.
- To improve the safety of operation, overcharge (overvoltage) control [both voltage detection and charge current shut-off] is duplicated at the component level. As the primary stage of control, the voltage of each battery cell is individually monitored by the microprocessor. If the voltage of any cell exceeds the specified value, the charge FET turns off to shut off the charge current. As the secondary stage of protection, the voltage of each battery cell is individually detected by the special voltage sensing IC. If the voltage of any cell exceeds the specified value, the non-resettable thermal fuse (with resistance) is blown out to shut off the charge current.
- P-ch FET is used for both charge and discharge control.
 - If the thermal fuse (with resistance) is blown out by the microprocessor or the special voltage sensing IC due to the occurrence of any abnormal condition, or if the battery voltage is lower than the reset voltage of the regulator, the BMU operates on the power supplied by the charger of the PC, making it possible to communicate with the PC.
- If the voltage of any battery cell is lower than the specified minimum value, the battery is recharged at a low rate through the trycle charge circuit inside the BMU. After that, when the voltage of the cell which has showed the minimum voltage becomes higher than the specified value, the quick charge circuit is turned on and the trycle charge circuit is turned off, and thus quick charge is started.
- If the voltage of the battery cell which shows the lowest voltage is higher than the specified value, the battery is recharged by the specified voltage and current (CV/CC: constant voltage/constant current) supplied from the PC's charger.
- Charge temperature control, such as permitting or prohibiting charging, and suspending charging process due to increase or drop in battery cell temperature during charging, is carried out by the BMU.
- Charge termination is controlled by the BMU. When requirements
 for terminating charging are satisfied, the BMU carries out the
 charge-complete operation. At this time, the BMU makes the relative residual capacity at 100% and sets the learned capacity to the
 absolute residual capacity. In addition, it turns off the FET and
 shuts off the charge current supplied from the charger.
- The microprocessor on the BMU is shifted from the sleep mode (low-speed clock operation) to the active mode (high-speed clock operation) when: (1) the installation of the AC adapter is detected (voltage output from CV/CC circuit on the PC); (2) a request for communication from the PC; or (3) the charge or discharge current is higher than 50 mA. The microprocessor on the BMU is shifted from the active mode to the sleep mode when the adapter is not connected (no voltage output from the CV/CC circuit on the PC), the charge or discharge current is lower than 50 mA and no communication is present for 30 seconds.
- In communications, the PC works as the master and the battery pack as the slave. The BMU sends the data corresponding to the command that is sent by the PC synchronizing with the clock the PC generates, to the PC synchronizing with the clock the PC generates following the transmission of the command.
- The communication system is the two-wire, half duplex, bi-directional type.
- The PWROK signal changes from Hi into Lo when the relative residual capacity becomes 6% during discharging or in the standby mode. It also becomes Lo regardless of the relative residual capacity in some error modes described later. In addition, if the DETECT signal is Lo, the PWORK signal becomes Lo regardless

of the state of battery charge and BMU. Regardless of the relative residual capacity and the voltage of each cell, the PWORK signal changes from Lo to Hi when an AC adapter is detected with the DETECT signal at Hi, or when some errors are overridden with the relative residual capacity being greater than 6% and the DETECT signal at Hi. Table 1 shows the relationship between the PWROK signal and the switching condition of the signal.

(When the PWROK signal becomes Lo, the PC gets in "Shutdown" mode.

Table 1 Definition of PWROK signals

DETECT	ADP	Relative residual capacity	Discharge/ overcurrent error Charge FET error BMU error Cell balance error	Overdis-ch argeerror	PWROK
Lo	_		_	_	Lo
_	None	6%≧	_	_	Lo
_	None	_		Occurred	Lo
_	_	_	Any of errors		Lo
Other than above					Hi

 The BMU controls the charge/discharge FET using the DETECT signal sent from the PC.When the DETECT signal is Lo (the PC switch is closed), the charge/discharge FET is forcefully turned OFF and PWROK signal is forcefully made into Lo.

In addition, when the DETECT signal is at Hi (the PC switch is open), the forcefully-off state of the charge/overcharge FET is released to make both the charge/discharge FET and the PWROK signal to the state corresponding to the state of the battery charge.

Besides, the DETECT signal generating switch and the BMU microprocessor port are connected as shown in Figure 1, and it is pulled up at the BMU side by the 220 kW resistance. Table 2 shows the relationship between the DETECT signal level and the PC operation.

Table 2 Definition of DETECT signals

DETECT signal	Operation	
Lo	Charge/discharge FET is forcefully turned OFF and PWROK signal becomes Lo.	
Hi	The forcefully-off state of charge/discharge FET is released to make both the charge/discharge FET and the PWROK signal into the state that reflects the state of battery charge.	




Fig. 1 DETECT signal interface

- When the DETECT terminal is at Hi level, the charge/discharge FET is normally in ON state unless an error (overcurrent, overdischarge, overcharge) occurs.
- For the microprocessor, the data communication task has the top priority. (The data communication interrupt is preferentially carried out even during the calculation of the residual capacity that is performed at periodic intervals.9
- The BMU can recognize the installation of the AC clapter, by sensing the output voltage sent from the CV/CC circuit inside the PC.

2. BMU block diagram

Figure 2 shows the block diagram of the BMU.




Fig. BMU block diagram

Remarks 1. The following components are located outside the BMU (on the relay PWB inside the battery unit) and connected to it.

- 1) Thermister
- 2) PTC

3. LED function

The BMU supplies the signal that drives the LED on the PC according to the battery pack.

- During charge (including trycle charge):
 Light blinks (ON for 1 sec and OFF for 0.5 sec)
- · Charge complete:

Light comes on when the completion of charge is detected, the relative residual capacity is more than 95% and less than 100%, and the adapter is inserted.

- During discharge (w/o AD adapter. Including OFF state):
 OFF
- When an error occurs:

Light blinks (ON for 0.125 sec and OFF for 0.125 sec)

When the error is removed, the LED goes out.

Figure 3 shows the connection diagram of the BMU microprocessor port and LED drive device of the PC.





Fig. 3 LED signal connection diagram

Step 1. The PC requests the BMU to send data.



Step 2. The PC receives data from the BMU.



Fig. 5 Communication sequence

4. Interface block diagram




Fig. 6 Interface diagram

5. Power-management control

The following four operation modes are specified for the operation of the BMU.


6. I/O terminal

Table 10 shows the I/O terminals for the battery pack.

Table 10 I/O terminal

Pin #	Name	I/O (BMU standards)	Description
1,2,3	CHG	NATIONAL PARK	Charge
4	DETECT	ı	Battery pack insertion detection
5	DATA	1/0	Communication
6	LED	0	Display of state of battery charge
7,8,14,15	_	. —	GND
9,10,11	+	GURNO	Discharge
12	PWROK	0	Residual state of charge
13	CLOCK-	ı	Communication clock

System block diagram




CHAPTER 3. NOTES FOR SERVICING

1. Resetting the device

If the device stops responding while you are using it, you can reset the device. Make sure the device is turned on, and then press the RESET button with the stylus.

Caution:

The reset function will not work if the device is turned off when you press the RESET button.




If the problem still persists after you have reset the device, try the following (full reset) remedy.

Full Reset


Caution:

The following procedure will cause all data on the device to be lost. Please perform a full back-up prior to this procedure.

- 1. Turn off the device.
- Using the provided screwdriver, loosen the two backup battery cover screws on the bottom of the device and remove the backup battery cover.



3. Using the stylus, press the FULL RESET button.



Caution:

Do not touch the memory module. Static discharge can destroy it.

- Replace the memory module cover and fasten it with the two memory module cover screws.
- 5. Turn on and re-setup the device using the H/PC Setup Wizard.

6. Restore your data from a backup.

Note:

If you forget your password, you must set up your device again, using the above steps.

2. Charging the battery pack


When the main battery is low, your device displays warning messages prompting you to change the main battery as soon as possible. You can also check the battery power by double-tapping the power status icon if it appears on the taskbar.

Caution:

Please charge the main battery promptly after the charge becomes

Leaving it uncharged for an extended period of time will result in rapid depletion of the data backup battery, and possible loss of all data.

- 1. Turn off the device.
- 2. Connect the AC adaptor cable into device's External power port.
- 3. Connect the AC power cord into AC adaptor.
- Plug the AC power code into a wall outlet.
 In 2 or 3 seconds after connecting, the charging lamp begins flashing and charging the main battery has started.



Caution:

Always use the AC adaptor (EA-J01V) included with the device. Using other AC adaptors may damage the device.

Note:

The charge lamp lights when the battery is already fully charged.

- Charging takes about 2 hours and 30 minutes when main battery is almost completely discharged. When the charging lamp lights steadily the main battery is fully charged.
- Disconnect the AC power cord from the AC outlet and disconnect the AC adaptor from the device.

Note:

Always hold the AC power cord by its plug when removing if from the wall outlet.

Never pull on the cord.

Note:

- The built-in main battery cannot be charged under extremely hot or cold conditions. Under such conditions, the charging lamp stays off. if this occurs, move the device to a location where the temperature is normal, then reconnect the AC adaptor. Charging also stops if the temperature becomes extremely hot or cold while charging is in progress.
- Rapid flashing of the charging lamp (4 times per second) indicates a malfunction. If this occurs, please contact your Sharp dealer.

About power source

- Caution: When the main battery is depleted, recharge it promptly.
 If the depleted main battery is not recharge, the backup battery will be drained more quickly than normal.
- The device will turn off if you ignore the low battery warning and continure to work. If this happens, the data being edited and other information may be lost, and the alarm may not function correctly.

- When you use the AC adaptor, a slight humming noise may be heard. This is normal.
- After charging or prolonged use of the built-in main battery, it may become warm. This is normal, and does not indicate any problem.

Caution:

- The socket outlet must be located near the equipment and be easily accessible.
- When the AC adaptor is not in use, keep it disconnected from a AC outlet.
- Do not use the AC adaptor to operate other equipment, as the equipment may be damaged.
- Avoid using the AC adaptor during an electrical storm.
 Electric shock and damage to the unit from lightning is possible.
- If any fluid which has leaked from the battery enters your eyes rinse them thoroughly with water and seek medical attention immediately, or serious injury could results.

WARNING

THE VOLTAGE APPLIED MUST BE THE SAME AS SPECIFIED ON THE ADAPTOR. USING THE ADAPTOR AT A HIGHER THAN SPECIFIED VOLTAGE IS DANGEROUS AND MAY RESULT IN A FIRE OR OTHER TYPE OF ACCIDENT, THUS DAMAGING THE ADAPTOR. SHARP TAKES NO RESPONSIBILITY FOR ANY DAMAGE RESULTING FROM USE THE ADAPTOR AT VOLTAGES OTHER THAN THAT SPECIFIED.

The capacity of the built-in main battery gradually decreases with repeated use (the deterioration rate depends on the operating temperature and environment). When battery capacity becomes extremely low even after fully charging, you should replace the built-in main battery. Please contact your Sharp dealer.

Caution:

Main battery replacement should be done only by a qyalified service person.

Never attempt to replace the built-in main battery by yourself.

Replacing the backup battery


When the backup battery becomes low, your device will display warning messages prompting you to replace the backup battery immediately. You can also check the battery status by double-tapping the power status icon if it appears on the taskbar.

Caution:


- Before replacing the backup battery, be sure to back up data on the device (for example, to your desktop computer).
- When the low main battery warning message and low backup battery warning message appear at the same time, recharge the main battery first, then reprace the backup battery.

Replacing the backup battery

- 1. Turn off the device.
- Using the provided screwdriver, loosen the two backup battery cover screws on the bottom of the device and remove the backup battery cover.




3. Remove the old backup battery with a ballpoint pen.



Caution:

- Do not touch the memory module. Static discharge can destroy
 it
- Do not press the FULL RESET button; other wise, you will lose all data on the device.
- 4. Install a new CR2032 lithium memory backup battery.



- Replace the backup battery cover and fasten it with the two memory module cover screws.
- After battery replacement, turn on the device and make sure no warning message appears.

Caution:


- · Keeep batteries out of the reach of children.
- Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the manufacturer. Discard used batteries according to the manufacturer's instructions.
- Backup battery: Replace battery with Panasonic type CR2032 only. Use of another battery may present a risk of fire or explosion.
 See operation manual for safety instructions.
- Backup battery: Battery may explode if mistreated. Do not recharge, disassemble or dispose of in fire.
- Leaving depleted batteries in the unit may cause battery leakage and damage from corrosion.

3. Connecting the device to your desktop computer


You can connect the device to your desktop computer to backup data, synchronize activities, transfer files, etc. by using Windows CE services

Connect the device to the desktop computer with the provided serial cable:

- 1. Turn on the device.
- 2. Flip open the serial port cover as shown.



Insert the 18-pin end of the supplied serial cable into the serial port on the device.




Insert the other end of the cable into the serial port on that you plan to specify when you install windows CE services.

4. Using the infrared port for file transfer

You can use the built-in infrared port to transfer files (using Windows Explorer) and cummunicate with other handheld notebook and desktop PCs compliant with the IrDA (115.2 kbps) standards.

Make sure both devices are turned on, then take the following steps:

 Align the two devices so that their infrared ports are facing each other.




- From the sending device, tap to select the data of Contacts or the file
- 3. On the receiving device, tap Receive from the File menu.
- On the sending device, tap Send from the File menu, or tap Infrared Recipient from Send To of the File menu. Start sending the data


Using the internal fax/modem (May not be available in some countries)

You can use the internal fax/modem to perform fax and data transmission (14.4 kbps for fax and 33.6 kbps for data).

Connect the internal fax/modem to an analog telephone line as follows: 1. Use your finger, gently open the modem port.



Insert one end of the supplied modular phone cable into the modem jack.



Insert the other end of the modular phone cable into a telephone outlet.

Note:

- Before using the internal fax/modem for communication, check that it is set up in Windows CE.
- · The internal modern complies only with North American standards.

Safety Warning on Internal Fax/Modem

- · Never install telephone wiring during a lightning storm.
- Never install a modular jack in a wet location unless the jack is specifically designed for wet locations.
- Never touch uninsulated telephone wires or terminals unless the telephone line has been disconnected at the network interface
- Use caution when installing or modifying telephone cables
- Avois using the modem over a telephone line during an electrical storm. Electronic shock and main unit damage from lightning is possible.
- This Fax/Modem is designed for use with analog telephone systems only. Use with digital telephone systems, often found in offices and hotels, may cause permanent damage. You need to be sure the line you are connecting to is an analog line. Please check with the facilities manager before communicating.
- Do not use the Fax/Modem to report a gas leak in the vicinity of the leak

6. Using a PC Card

Caution:


- Not all PC Cards will work with the device. Be sure to use only recommended PC Cards. Using non-recommended PC Cards may cause problems such as damage to the device or the PC Card. Contact your local dealer for more information on recommended PC Cards.
- Some PC Cards such as the optional sharp Digital Cameras Card consume a great deal of power. When using such PC Cards, we recommend you use the AC adaptor whenever possible.
- Depending on the battery level, the display may turn off without display any warning message (such as a low battery warning) when it is used with certain PC Cards that use a great deal of power, such as the Sharp Digital Camera Card.

Removing the Protection Card or a PC Card

A protection Card is inserted into the PC Card slot at the factory for protection

 Close all applications accessing or otherwise utilizing, data on the inserted PC Card.

- 2. Turn off the device.
- Swing out the PC Card eject button and push it to release the PC Card, then remove the card by hand.





Note:

- Insert the Protection Card in the PC Card slot whenever you do not using a PC Card.
- Do not leave the PC Card slot empty.

Inserting a PC Card

Insert the PC Card into the slot as far as it will go. Make sure the PC Card is facing up. If the card will not go in, check the orientation. Never force the card as it may couse damage to the device or the card itself.

- Make sure the protection card or a PC Card is not already inserted in the PC Card slot.
- 2. Insert the PC Card.



3. Swing closed in the PC Card eject button.

7. FLASH ROM SERVICE WRITING/CHECKING PROCEDURES

The procedures are for writing into the FALSH ROM in the PV-5000. Servicing for the PV-5000 is performed in the following cases:

- (1) When the Main PCB unit is replaced.
- (2) When the FLASH ROM is replaced.
- (3) When the following functions are carried out from the Diag Check.
 - 1. "No.5 Aging"
 - 2. "No.33 4Mb FLASH Check"
 - 3. "No.35 4Mb FLASH Erase"

1) Necessary devices

- 1. PC (installed Windows CE: MS version CD-ROM)
- 2. Serial cable
- 3. PATCH PROGRAM
- 4. AC Adaptor

2) Operating procedure

<PC SIDE>

- Start Program Microsoft Windows CE services Mobile device
- 2. File Communications Windows CE services Properties
- 3. Check the "Enable mobile device connection".
- 4. Set the "Device Connections via Serial port".

<PV-5000 SIDE>

- Start Settings Control Panel Communications PC Connection
- 6. Set the "Connect using: Serial@115k".
- 7. Connect the Serial cable between PC and PV-5000.

In the case of Windows 95/98, the connection is automatically established.

In the case of Windows NT, "guest" should be input after the login window is displayed.

<PC SIDE>

- New Mobile Device Detected Guest Mobile Devices Click the Guest
- 9. The contents of PV-5000 will be displayed.
- 10. Copy the patch program to PV-5000.

<PV-5000 SIDE>

- 11. Run the patch program on the PV-5000.
- Confirm the model type being displayed, then press the ENTER key.

When the patch program is written, PV-5000 automatically restart.

- Run the patch program once again, and check the patch version is correct.
- 14. Delete the patch program from PV-5000.

8. ABOUT THE UNIT'S ORIGINAL INITIAL SETTING VALUE.

The unit's original initial setting value (the contrast hit ial value) is written into the FLASH ROM during the production process.

Normally, this setting value is not erased when service checks are performed.

However, when the Main PCB is exchanged, or the Rash ROM on the PCB is exchanged, rewrite the setting value usinį t he following method.

<Contrast Setting>

- 1. Start the Diag.
- 2. Select "3. Set Contrast".
- 3. Adjust the contrast.
- 4. Use [CTRL]+[W] to write the setting.

CHAPTER 4. DISASSEMBLY AND ASSEMBLY


This chapter mainly describes the disassembly procedure.

For assembly, reverse the disassembly procedures.

If any special care is required for assembly, "Note for assembly" is provided.

Simple and easy replacement procedures of units and parts are omit-


[Flowchart of disassembly]




[Note] When the PV-5000 is removed, please attach the "PS starting rubber". The "PS starting rubber" is necessary for power off of PV-5000 Main PWB.

1 Memory PWB removal

- 1. Remove two screws ①.
- 2. Remove Battery cover 2.




- 3. Remove one screws 3.
- 4. Remove memory PWB 4.




2 Keyboard/Main PWB removal

- 1. Remove ten screws ①.
- 2. Remove Battery cabinet unit 2.
- 3. Remove one screw 4 and remove cabinet A 5.
- 4. Remove keyboard 3 .
- 5. Remove Main cable 6 7 18.
- 6. Remove three screws (a) and remove display unit (a).
- 7. Remove Main battery 10.
- 8. Remove two screws (1) and remove cabinet B (12).
- 9. Remove two screws (3) and remove BMU PWB (4).
- 10. Remove LED connecter (5) and remove battery LED PWB (6).
- 11. Remove Main PWB (7).




[Note for assembly]

1. Solder modular jack unit to secure




Note: FPC is unstable. Use caution to handle it until it is secured to the cabinet (to prevent the wire from breaking).


2. Arrange battery LED PWB lead wire



3. Install BMU PWB and attach BMU PWB insulating sheet




4. Connect main cable



- Twist the main cable by a complete revolution counterclockwise, along with 4-pin and 40-pin together to connect the connector (to prevent the 4-pin and 40-pin from coming loose).
 - Connector insertion direction
 - 40-pin connector: White line on the display side
 - 4-pin connector: Connector terminal is shown on the card slot side.
- Note 1: Install the connectors securely. Use caution not to bend the terminal when installing the connectors.
- Note 2: Do not pull the cable unnecessarily; otherwise the cable might break.


5. Connect/install/fit key board



Note 4: Fit the two latches on the front of the Key board securely until they click.


3 Display unit disassembly

- 1. Remove two screws ① and remove display cover ②.
- 2. Remove main cable 3 and tablet cable 4.
- 3. Remove Inverter PWB unit ⑤.
- 4. Remove three screws (6) and remove tilt unit (7).
- 5. Remove LCD+Tablet unit 8.




[Note for assembly]

1. Attach edge protection sheet to the tilt unit




Note 1: Remove grease from the attaching area by IPA before attaching the sheet.

2. Attach edge protection sheet




3. Install main cable



- Install the main cable to the hinge of the display mask, paying attention to the direction.
- 2) Align the edge of the reinforcing tape with the hinge.


4. Connect LCD cable/main cable/back light unit to inverter PWB



- Note 1: Don't lift the lock lever forcefully when unlocking the connector. Use caution not to insert the cable slantly. Lock securely.
- Note 2: Hold the connector by hand when connecting CN1/CN3, to prevent C4 and transformer from being stressed.
- Note 3: Make sure the inverter PWB unit part code is correct: DUNTK1736YCZZ
- Note 4: Don't stack up inverter PWB units or twist them tostress; otherwise the transformer wire might break to cause smoke.
- 5. Install inverter PWB unit inside insulating sheet




Install the inverter PWB unit inside the insulating sheet.




Position the part C of the inverter PWB unit on the display mask rib.


- Note 1: Install to prevent the inverter PWB unit from being stressed.
- Note 2: Do not pull forcefully; otherwise the connector might be disconnected or unlocked. Use caution not to tilt the connection part.
- 6. Arrange main cable/back light cable wire




7. Install tablet relay PWB/connect tablet terminal




8. Arrange tablet wire (4-pin: main cable)



- 1) Pass between the LCD and cabinet, and the tilt unit and cabinet
- 9. Attach cable retaining tape/sheet




10. Attach tablet PWB cushion/display insulation sheet




Three display insulating sheets

1) Attach tablet PWB cushion



Note 1: Remove grease from the attaching area by IPA before attaching.


2) Attach display insulating sheets



Note 1: Remove grease from the attaching area by IPA before attaching.


Note 2: It is allowable if the trace of gate treatment is located within more than 2mm from the insulating sheet edge.

Note 3: There are eight traces of gate treatment.
Use caution not to confuse attached places.



Note 1: Remove grease from the attaching area by IPA before attaching the sheet.

5 Main PWB attachment process



CHAPTER 5. DIAGNOSTICS AND CHECK ITEMS

ROM CHECK, 4Mb FLASH CHECK

No	Operating procedure	Display	Check item
1	Attach the AC adaptor. Enter the Normal diag mode with "2" +"W" + RESET.	Diag menu	Check the display of "Exec Mode : ROM".
2	Touch "18. ROM CHECK (FULL)".	=== ROM CHECK full === << CHECK:ROM block0 [][]OK >> << CHECK:ROM block1 [][]OK >> << CHECK:ROM block2 [][]OK >>	Check the display of "OK".
3	Press the POWER key.	Diag menu	
4	Touch "33, 4Mb FLASH CHECK".	=== 4Mb Flash Check === [CHECK 1]OK [CHECK 2]OK	Check the display of "OK".
5	Press the POWER key.	Diag menu	
6	Press the POWER key. Remove the AC adaptor.	Display OFF	

Note: When "33. 4Mb FLASH CHECK" are executed on the diag, a patch of data will be cleared.

LCD CHECK

No	Operating procedure	Display	Check item
1	Attach the AC adapter. Enter the Normal diag mode with "2" + "W" + RESET.	Diag menu	
2	Touch "2. LCD CHECK".	Color bar	Check the display for no defects.
3	Press the ENTER key.	Red	Check the display for no defects and blurs.
4	Press the ENTER key.	Green	Check the display for no defects and blurs.
5	Press the ENTER key.	Blue	Check the display for no defects and blurs.
6	Press the ENTER key.	White	Check the display for no defects and blurs.
7	Press the ENTER key.	Black	Check the display for no defects and blurs.
8	Press the ENTER key.	Gray 16-gradation display	Check the display for no defects and blurs.
9	Press the ENTER key.	Red 16-gradation display	Check the display for no defects and blurs.
10	Press the ENTER key.	Green 16-gradation display	Check the display for no defects and blurs.
11	Press the ENTER key.	Blue 16-gradation display	Check the display for no defects and blurs.
12	Press the ENTER key.	Plover (2 × 2)	Check the display for no defects and blurs.
13	Press the ENTER key.	Plover rotation (2 × 2)	Check the display for no defects and blurs.
14	Press the ENTER key.	Vertical black	Check the display for no defects
15	Press the ENTER key.	Horizontal black	Check the display for no defects
16	Press the ENTER key.	Plover with fluctuated density	Check that the display density changes smoothly.
17	Press the ENTER key.	<vram check=""> oblique color line LCD VRAM Check OK (except Half Frame Buffer)</vram>	Check the display for no error.
18	Press the POWER key.	Diag menu	
19	Press the POWER key. Remove the AC adaptor.	Display OFF	


KEYBOAD CHECK

No	Operating procedure	Display	Check item
1	Attach the AC adapter. Enter the Normal diag mode with "2" + "W" + RESET.	Diag menu	
2	Touch "4. KEYBOAD CHECK".		
3	Press the key in displayed screen.		Check the input of all keys.
4	Press the POWER key.	Diag menu	
5	Press the POWER key. Remove the AC adaptor.	Display OFF	

IR CHECK

No	Operating procedure	Display	Check item
1	Attach the AC adapter. Enter the Normal diag mode with "2" + "W" + RESET.	Diag menu	
2	Touch "7.IR CHECK", (Checker) Touch "31, IR CHECKER".	=== IR CHECK (Slave) === Push [Y] key to retry 1 checkingOK	Check the display of "OK".
3	Press the POWER key.	Diag menu	
4	Press the POWER key. Remove the AC adaptor.	Display OFF	

Note: The figure below shows the arrangement for IR check.



PCMCIA CONNECTOR CHECK

No	Operating procedure	Display	Check item
1	Attach the AC adapter. Enter the Normal diag mode with "2" + "W" + RESET.	Diag menu	
2	Enter the product diag mode with "Ctrl" + "Alt" + "A2".		
3	Install a 1MB S-RAM card.		
4	Touch "10.RAM CARD CHECK WRITE".	= PCMCIA RAM CHECK (full) Write = 1Mbytes PCMCIA RAM CARD Now writing dataOK	Check the display of "OK".
5	Press the POWER key.	Diag menu	
6	Touch "11. RAM CARD CHECK READ".	= PCMCIA RAM CHECK (full) Read = 1Mbytes PCMCIA RAM CARD Now reading & checking data0000OK	Check the display of "OK".
7	Press the POWER key. Remove the AC adaptor.	Display OFF	

Note: The write protect SW of the card must be released. (Not protected.)

SPEAKER CHECK

No	Operating procedure	Display	Check item
1	Attach the AC adapter. Enter the Normal diag mode with "2" + "W" + RESET.	Diag menu	
2	Touch "10. SPEAKER TEST".	[1] OFF [2] 300Hz [3] 1kHz [4] 3kHz	
3	Press the [4] key.		Standard: The reproduced sound must be clear.
4	Press the [1] key.		

TABLET CHECK


No	Operating procedure	Display	Check item
1	Press the POWER key.	OS screen	
2	Enter the tablet adjust screen with "Ctrl" + "Alt" + "=" in the SETUP WIZARD INTRODUCTION SCREEN.		
3	Touch [+]	Adjust by [+] mark.	Check the input by tablet. Input the center of [+] mark.
4	Press the ENTER key.		
5	Start the "Image Editor". "Win" key - Tablet Programs - SHARP Applications - Image Editor	Image Editor Application	
6	Draw two lines; left upper right lower and left lower right upper.		O Draw a straight line without deflection.
			If the line deflects, put a slightly stronger pressure on the pen and draw a line again.
			If the line is cut out, move the pen more slowly and draw a line again.
			X If there is a shift between the line and the pen, perform the tablet check from the beginning to check again.
7	Press the POWER key.	Display OFF	



11	teriors				
	PARTS CODE	PRICE	NEW	PART RANK	DESCRIPTION
\ 1	TLABZ1214YCZZ	RANK	MARK	D	Reset label
	TLABZ1211YCZZ	AE	N	D	Function label A
	PSHEZ1052YCZZ	AC	N	C	Screw blind aheet L
	TLABZ1215YCZZ	AC	N	D	Mobilon pro label [U.S.A,Canada]
5	TLABZ1216YCZZ	AF	N	D	Sales label
6	TLABZ1212YCZZ	AE	N	D	Function label B
	CPENP1004PCN8	AG		С	Pen
	PSHEZ1051YCZZ	AB	N	С	Screw blind aheet H
	GiTAZ1124LCZB	AF	N	С	Dummy card
	PGUMM1014YCZZ	AC	N	С	PS starting rubber
	TLABZ1220YCZZ	AD	N	D	Full reset caution label
12	GFTAB1043YCZZ	AK	N	D	Battery cover
13	TLABS1193YCZZ	AD		D	EMI label [Canada]
	TLABZ1218YCZZ	A.C.	N	D D	IC label [Canada] UL battery label
	TLABZ1101YCZZ TLABM1210YCZZ	AC AE	N	D	Name plate label [PV-5000]
16	TLABM12101CZZ	AF	N	D	Name plate label [PV-5000A]
17	TLABS1213YCZZ	AC	N	D	FCC No.label [PV-5000]
	LX-BZ1019YCZZ	AB	- 14	C	Screw (M3.8)
	DUNT-1745YCZZ	ВН	N	E	Key unit
	LX-BZ1034LCZZ	AC		C	Screw (M2xL3.5)
	L X - B Z 1 0 3 5 L C Z Z	AC		С	Screw (M2.6×L6)
22	PZETL1043YCZZ	AF	N	C	BMU PWB insulation sheet
	LX-BZ1193CCZZ	AA		С	Screw (M1.7)
24	DUNTK1750YCZZ	ВТ	N	E	BMU PWB unit
	CCABA1144LC03	AV	N	D	Top cabinet ass'y A (include No.101)
	LX-BZ1279CCZZ	AA		С	Screw
	DUNTK1749YCZZ		N	E	LED sub PWB unit (include No.35~37)
	UBATI1009YCZZ	BK	N	В	Li-battery
	CCABA1150LC03	AS	N	D	Top cabinet ass'y B
	PSLDC1092LCZB	AN	N_	С	Shield plate(bottom)
	LX-BZ1023YCZZ	AB	N	C	Screw (M2.6×L7)
	L X - B Z 1 0 3 3 L C Z Z L X - B Z 1 0 3 9 L C Z Z	AC		C	Screw (M2.6×L4)
	DUNTK1741YCZZ	AC	N	E	Memeory PWB unit
	VHPGL3HS43/-1	AB	14	В	LED (Orange) (GL3HS43)
	PSPAZ1108LCZZ	AD		C	LED spacer
	QCNW-1024YCZZ	AD	N	C	LED cable
	PFILW1075LCZA	AE	N	D	LED filter (for Top cabnet ass'y A)
		_ ^_			LED litter
101	FFILWIO/SECZA		14		LED lines (101 TOP CADIFIC 455 Y 7)
101	PPTEWTO75E0ZA	\	14		LED med (101 Top cashes ass y 7)
101	PFILW1075LOZA	AL.			LED med (101 Top cashes assy 7)
101	FF1LW1073LGZA	AL.			LED miles (101 Top cabiles assy 77)
101	FF1LW1073LGZA				LED miles (101 Top cashet accy 77)
101	FF1LW1073LGZA	75			LED MICH. (101 TOP CASHET AGGY 74)
101	FF1LW1073LGZA				LED MICE. (101 TOP COSTICT GOSTY 77)
101	PF1LW1073LGZA				LED MICE
	PF1LW1073LGZA				LED MICE
101	PF1LW1073LGZA				LED med (101 Top cashes assy 7)
	PF1LW1073LGZA				LED INCEL (IOI TOP CADIECT AGG Y 7)
101	PF1LW1073LGZA				LED MICE (101 TOP CADILLY AGOLT Y)
	PF1LW1073LGZA				LED MICE (101 TOP GASTEY AGG) 73
	PF1LW1073LGZA				LED MICE (101 TOP GASHEY 430 Y 7)
	PF1LW1073LGZA				
	PF1LW1073LGZA				
	PF1LW1073L0ZA				LED MICH TOP GASTET AGGY 73
	PF1LW1073LGZA				
	PF1LW1073LGZA				LED MICH TOP GASTET AGG 7 73
	PF1LW1073LGZA				LED MICH TOP GASTER AGO 1 73
	PF1LW1073LGZX				LED MICE (IOT TOP GADIET AGG) 73
	PF1LW1073LGZA				
	PF1LW1073LGZA				
	PF1LW1073LGZA				
	PFILWIU/3LGZX				
	PFILWIU/SLOZA				
	PFILWIU/SLOZA				LED MICH (IOT TOP CADIES AND Y 7)
	PF1LW1073LGZX				
	PFILWIU/SLOZA				
	FFILWIOTSLOZA				
	PF1LW1073LGZX				LED INTEL (IOI TOP CASTEL CASY X)
	PFTLWIO73LOZA				
	PFILWIU73LGZX				
	PFILWIU73LGZX				
	PFTLWIU73LGZX				
	FFILWIU/SLOZA				
	FFILWIU73LOZA				
	FFILWIU73LOZA				



1 Exteriors







2 Bottom cabinet etc.

2 1	Bottom cabinet etc.				
NO.	PARTS CODE	PRICE	NEW MARK	PART	DESCRIPTION
1	LANGT1296LCZA	AH	N	С	Cabinet fixing angle L
	LANGT1297LCZZ	AF		C	Fixing angle R
	PCUSS1053YCZZ	AC	N	С	BT fixing cushion B
	PCUSS1052YCZZ	AC	N	С	BT fixing cushion A
5	PZETL1040YCZZ	AD	N	С	Battery insulation sheet A
	PZETL1041YCZZ	AC	N	С	Battery insulation sheet B
	LX-BZ1034LCZZ	AC		С	Screw (M2×L3.5)
	CCABB1074YC01	BC	N	D	Bottom cabinet ass'y (include No.101,102)
10	LX-BZ1002PCZZ	AA		C	Screw (M1.7 L=3.4) Main PWB unit (include No.12~14,16~18,20,21)[U.S.A]
	DUNTK1784YCZZ		N	E	Main PWB unit (include No.12~14,16~18,20,21)[U.S.A] Main PWB unit (include No.12~14,16~18,20,21)[Canada,Hong Kong]
11	DUNTK 1 7 3 8 Y C Z Z DUNTK 1 7 5 2 Y C Z Z		N	E_	Main PWB unit (include No.12~14,16~18,20,21)[PV-5000A]
10	PZETL1046YCZZ	AC	N	C	Main insulation sheet
	QJAKC1010YCZZ	AF	N	C	PS jack
14	PSPAZ1108LCZZ	AD		C	LED spacer
	PTPEH1067YCZZ	AB	N	D	FPC fixing tape [PV-5000]
	XBBSD20P06000	AA		С	Screw (2×6)
	PGIDM1032LCZZ	AR		С	PC ejector
18	PSHEZ1400LCZA	AE		С	PC insulation sheet
	PZETL1044YCZZ	AC	N	С	Insulation sheet (18pin)
	QTANZ1598CCZZ	AB		С	Battery terminal(back up) c
	QTANZ1604CCZZ	AC		С	Battery terminal(back up) d
22	LX-BZ1010YCZZ	AB		C	Screw
23	VSP0022P-03WG	AQ		В	Speaker
	LCHSM1011YCZZ	AG	N	D	Chassiss [PV 5000]
	QJAKT1008YC01	AL	N	C	Moduler jack [PV-5000]
	PCUSS1058YCZZ	AC AC	N N	C	Modern holding cushion Modern insulation sheet [PV-5000]
	PZETL1047YCZZ QPWBM1039YCA1	AG	N	C	Moduler FPC [PV-5000]
	GFTAA1031YCZ1	AE	N	D	Moduler cover [PV-5000A]
	LX-BZ1279CCZZ	AA	14	C	Screw
	LHLDZ1032YCZZ	AH	N	C	Pen holder
	CCABA1072YC01	AW	N	D	Battery cabinet ass'y (include No.103)
	GFTAZ1085LCZA	AE	N	D	Oustside connection cover
	PFILW1074LCZZ	AE		D	IR filter
	PFILW1075LCZA	AE	N	D	LED filter (for batt.cab unit)
		-			
		-	-		
		-			
		<u> </u>	-		
				<u> </u>	
			ļ	-	
		ļ	<u> </u>	ļ	
		ļ	<u> </u>	-	
			-	-	
		+		-	
		+			
		-	 	-	
		-	 		
		+	 		
		+			
		1			
					,
			1		
				<u> </u>	
				ļ	
			ļ	<u> </u>	
		1		ļ	
		<u> </u>	1		
		ļ		-	
		_	ļ	ļ	
		 	-	ļ	
		1	1	1	I and the second



2 Bottom cabinet etc.





AC PS0204



3 Display unit

NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
1	CCABC1071YC01	BD	N	D	Display cover ass'y
2	PSHEZ1057YCZZ	AF	N	С	Wire holding sheet
	PZETL1048YCZZ		N	С	Display insulation sheet
4	PCUSS1056YCZZ	AB	N	С	Tablet PWB cushion
	PSPAP1055YCZZ	AG	N	С	Cabinet spacer A
6	PSPAP1056YCZZ	AD	N	С	Cabinet spacer B
7	PTPEH1064YCZZ	AB		D	Tape
8	MHNG-1006YCZZ	AV	N	С	Tilt unit
. 9	LX-BZ1035LCZZ	AC		С	Screw (M2.6xL6)
10	PSHEZ1056YCZZ	AF	N	С	Edge sheet
11	QCNW-1348LCZZ	AN		С	LCD cable
12	PSHEZ1058YCZZ	AD	N	С	Edge protection sheet
	QCNW-1023YCZZ	BA	N	С	Main cable
14	DUNT-1744YCZZ		N	E	LCD + Tablet unit (include No.102)
15	DUNTK1736YCZZ	BE	N	E	Invertor PWB unit
16	PSPAP1057YCZZ	AC	N	С	Cabinet spacer C
	PCAP-1004YCZZ	AC	N	D	Cap B
	PCAP-1003YCZZ	AC	N	D	Cap A
	PSHEZ1395LCZA	AF		С	Invertor insulation sheet
20	CCABC1146LC03	BB	N	D	Display mask ass'y (include No.101)
21	GITAZ1119LCZA	AK		D	Buckle
22	MSPRP1100LCZZ	AC		С	Buckle spring
23	LX-BZ1022YCZZ	AC	N	C	Screw
24	PZETL1023YCZZ	AA		С	Insulation sheet
25	PCUSS1055YCZZ	AC	N	С	Tablet cushion
	TLABP1209YCZZ	AD	N	D	Function label
102	DUNTB1748YCZZ	BP	N	E	Back light
			1		

4 Packing material & Accessories

L	4 F	Packing material &	Acce	ssorie	es	
	NO.	PARTS CODE	PRICE RANK		PART RANK	DESCRIPTION
1	1	TINSE1181YCZZ	AM	N	D	Instruction book(English)
1	2	SPAK-1285PCZZ	AA		D	Vinyt bag (for Screw)
ı	3	SPAKA1416YCZZ	AK	N	D	Packing add R
- [SPAKA1417YCZZ	AK	N	D	Packing add L
- 1	_	SPAKA1418YCZZ	AF	N	D	Accessory case [U.S.A,Cnada]
	5	SPAKA1427YCZZ	AF	N	D	Accessory case [Hong Kong,PV-5000A]
1	6	SPAKA1419YCZZ	AD	N	D	Accessory add
Ī	7	SPAKA399ACCZZ	AB		D	Vinyl bag (for SET)
ı	8	SPAKC1420YCZZ	AL	N	D	Packing case
ı	9	SSAKA0006UCZZ	AA		D	Vinyl bag (50×60mm) (for back up battery)
ı	10	SSAKA5004CCZZ	AA		D	Vinyl bag (100×300mm) (for AC cord,Serial/Moduler cable)
ľ	11	CDSKA1024YC01	AN	N	D	CD-ROM (SHARP ver.)
Δ		DUNTK4613ACZA	BM		Е	AC adaptor
Δ		QACCD1311QCZZ	AN		В	AC cord (10A Bush2M) [U.S.A,Canada]
	13	QACCB3321QCZZ	BA		В	AC cord (13A BUSH2M) [Hong kong,PV-500A(U.Kingdom,Germany)]
Δ		QACCL3321QCZZ	AR		В	AC cord (7.5A BUSH2M) [PV-5000A(Australia)]
	14	QCNW-1015YCZZ	BA		С	Serial cable
Ì	15	QCNW-1016YCZZ	AH		С	Moduler cable [except PV-5000A]
Ī		TCADU1251YCZZ	AE	N	D	User card [U.S.A]
	16	TCADU1115YCZZ	AG		D	User card [Canada]
1		TCADU1256YCZZ	AE	N	D	User card [PV-5000A(Australia)]
ı	17	TCADZ1145YCZZ	AB		D	ELUA caution card
	18	TCADZ1250YCZZ	AD	N	D	Set up guide
[19	TCADZ1254YCZZ	AC	N	D	BSQUA quick guide
	20	TCADZ1255YCZZ	AG	N	D	Free coupon [U.S.A]
Ī		TLABZ1221YCZZ	AH	N	D	Packing case label [U.S.A]
	21	TLABZ1222YCZZ	AH	N	D	Packing case label [Canada]
	د ا	TLABZ1223YCZZ	AG	N	D	Packing case label [Hong Kong]
L		TLABZ1225YCZZ	AG	N	D	Packing case label [PV-5000A]
[22	UKOGD1027YCZZ	AH	N	S	Driver c
		TGANE1114CCN1	AB		D	Warranty card [PV-5000A(Australia)]
	24	TGANE1003QCZ1	AF		D	Warranty card(EU) [PV-5000A(U.Kingdom,Germany)]
L		TGANE1034YC01	AP	N	D	Warranty card [PV-5000A(U.Kingdom)]
L						
L						
ļ						
- 1						
- 1			L			
- 1					1	
l					<u> </u>	



5 Main PWB unit

ļ		Main PWB unit	DDICE	AICTAL	DADT	
	NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
		PG i DM 1 0 3 2 L C Z Z	AR		С	PC ejector
-		PSHEZ1400LCZA	AE AD		С	PC insulation sheet
ŀ		PSPAZ1108LCZZ PZETL1046YCZZ	AD	N	C	LED spacer Main insulation sheet
1		QCNCM1047LC0B	AD	-	c	Connector (2pin) [CN303]
l	5	QCNCM1047LC0B	AD		С	Connector (2pin) [CN103]
		QCNCM1050YC80	AN		С	Connector (80pin) [CN501]
		QCNCM1056YC04- QCNCM1153LC6H	AD AP	N	C	Connector (4pin) [CN302] Connector (PCMCIA)(60pin) [CN701]
H		QCNCM11532C6H	AN	N	C	Connector (LCD)(40pin) [CN601]
		QCNCW1039YCZZ	AN		C	Connector (RS232C) [CN801]
Ī		QCNCW1057YC18-	AF	N	С	Connector (KEY)(18pin) [CN503]
-		QCNCW1058YC10-	AF	N	C	Connector (KEY)(10pin) [CN502] Connector (15pin) [CN101]
<u>,</u>		QCNCW1060YC15- QFS-L1019YCZZ	AH AG	N	C A	Connector (15pin) [CN101] Fuse (MMCT2.5A) [F103,102A]
\triangle			AF	N	A	Fuse (125mA(3216)) [F8]
		QJAKC1010YCZZ	AF	N	С	PS jack
		QSW-P1012PCZZ	AE		В	Push switch [SW101]
		QSW-P1039YCZZ-	AE AB	N	В	Initialize switch [SW201]
H		QTANZ1598CCZZ QTANZ1604CCZZ	AC		C	Battery terminal(back up) c Battery terminal(back up) d
-		RC-EZ2261RC1E	AL		Č	Capacitor (25WV 22µF)(25SL22M)
ı		RC-EZ3361RC0K-	AK	N	C	Capacitor (8WV 33µF) [C16,11,13,908,9]
I	23	RC-EZ3362RC1V	AD		С	Capacitor (35WV 33µF)
- (24	RC-EZ4762RC0J	AK	ļ	C	Capacitor (6.3WV 47μF) [C713,712,407,14,235,406,31,15]
ŕ		RC-EZ4762RC0J RC-KZ1045RC2E	AK AE	 	C	Capacitor (6.3WV 47μF) [C503,17,611,217,218,216,219,612] Capacitor (25WV 0.1μF) (except PV-5000A)[C329]
- }		RC-KZ1045HC2E	AC	-	C	Capacitor (25WV 0.1µF) (except + V-3000A)(code) [C215]
	26	RC-KZ1051RC1H	AC	<u> </u>	C	Capacitor (50WV 1µF) [C903,106,904,901,105,902]
ı	27	RC-KZ1053RC1E-	AC	N	С	Capacitor (25WV 1μF) [C317,804,335,805,802,801,803]
	27	RC-KZ1053RC1E-	AC	N	С	Capacitor (25WV 1μF) [C25,24,35,34,36,4,37]
	28		AK	N	C	Capacitor (25WV 10μF) (except PV-500OA)[C333] Capacitor (50WV 0.22μF) [C816]
	29	RC-KZ2241RC1H- RC-KZ2241RC1H-	AB AB	N	C	Capacitor (50WV 0.22µF) [C310] Capacitor (50WV 0.22µF) [C110,116]
-		RC-KZ4742RC1H-	AF	N	C	Capacitor (50WV 0.47μF) [C115]
- 1	30	RC-KZ4742RC1H-	AF	N	С	Capacitor (50WV 0.47μF) [C114]
- [31	RC-KZ4752RC1A	AE		С	Capacitor (10WV 4.7μF) [C324,319,318,325]
- 1		RC-KZ4752RC1A	AE	NI.	C	Capacitor (10WV 4.7μF) [C327,12] Capacitor (50WV 1.0μF) (except PV-5(0OA)[C330]
ŀ	32	RC-SZ1051RC1H- RC-SZ1061RC1A	AF	N	C	Capacitor (50WV 1.0μF) (except PV-50OA)[C330] Capacitor (10WV 10μF) [C817]
	33	RC-SZ1061RC1A	AF		C	Capacitor (10WV 10µF) [C326,304,5,111,609,613,606,21,3O3,30,328]
ľ	34	RC-SZ1061RC1C	AF		С	Capacitor (16WV 10μF) [C334]
		RC-SZ1071RC1A-	AK		С	Capacitor (10WV 100µF) [C19,29,916]
		RC LZ 1 0 0 2 Y C Z Z -	AG	N N	C	Coil (ZJYS51R5-2P) [L103] Coil (CDRH125-22uH) [L1,101]
ŀ		RCILZ1028ACZZ	AH	14	C	Coil (CLS62 100uH) [L3]
ŀ		RCILZ2038HCZZ-	AH	N	C	Coil (CDRH125-10uH) [L2]
į		RCORF1005YCZZ	AE		С	Core (ACM4532-801) [L801]
- [RCORF1005YCZZ	AE	60	C	Core (ACM4532-801) [L3)1,601,602]
1		RCORF1013ACZZ- RCORF1024ACZZ-	AC AC	N	C	Core (BLM41P600S) [L104] Core (BLM21P300S) [L4]
Ļ		RCORF1024ACZZ-	AH	19	C	Core (AB323SM) [L102]
f		RCRSC1016YCZZ-	AG	N	В	Crystal (32.768kHz) [X201]
į	46	RCRSC1018YCZZ-	AM	N	В	Crystal (8.064MHz) [X203]
- [47	RFILZ1001YCZZ-	AE	N	С	Filter (ACF321825-221) [L62,623,620]
	48	RF LZ 0 0 2 Y C Z Z -	AE	N	C	Filter (ACF321825-151) [L604,603,615,616,613,614,619,621,617] Filter (ACF321825-151) [L618,607,608,605,606,609,61,612,610]
ŀ	49	RF LZ 0 0 2 CZZ -	AE	N	C	Filter (EXCCET101) [2303]
ı		RFILZ1030LCZZ-	AE	N	C	Filter (EXCCET102) [L105]
Ī	51	RLMPE1002PCZZ	AG		В	Lamp (DSS-401M) (excep PV-500A)
ſ	52	RMPTW2220QCJJ	AA		В	Block resistor (220x2) [BR2)1,206,505] Block resistor (220x2) [BF618,619]
}		RMPTW2220QCJJ RMPTW2223QCJJ	AA	N	B	Block resistor ($22\Omega \times 2$) [BR606] Block resistor ($22\Omega \times 2$) [BR606]
ŀ		RMPTW2474QCJJ-	AA	N	В	Block resistor (470kΩx2) [BR701,3/2,207,208]
	54	RMPTW2474QCJJ-	AA	N	В	Block resistor (470kΩ×2) [BR620]
į		RMPTW4000QCJJ-	AA	N	В	Block resistor (0Ω×4) [BR203,215,205,202,204,211,212,213,213,213,215,215,215,215,215,215,215,215,215,215
Ţ		RMPTW4102QCJJ-		N	В	Block resistor ($1k\Omega \times 4$) [\$F3610,609] Block resistor ($2k\Omega \times 4$) [\$F3607,608]
ŀ	57	RMPTW4202QCJJ-	AA	N N	B B	Block resistor ($2k\Omega \times 4$) $\beta = 607,608$ Block resistor ($2k\Omega \times 4$) $\beta = 506,214$
ļ	58	RMPTW4220QCJJ-		N	В	Block resistor (22Ω×4) [BR611,612,613,616,601,602,603,604,97,614,615]
ŀ		RMPTW4223QCJJ-	AA	N	В	Block resistor (22kΩ×4) [BR502,51,504,503]
l	59	RMPTW4223QCJJ-	AA	N	В	Block resistor (22kΩ×4) [BR605]
	60	RMPTW4474QCJJ-	AA	N	В	Block resistor (470kΩ×4) [BR209,20,301,303] Block resistor (470kΩ×4) [BR6(2,621,901]
ام		RMPTW4474QCJJ- RTRNZ1013ACZZ-	AA	N N	B	Block resistor (470kΩ×4) [BR6;2,621,901] Transformer (ETJ08Y1AZ) (except PV-5pOA)[T301]
Δ		RUNT-1005YCZZ	AU	IA	E	
ŀ		VCCCCY1HH100D	AA		C	Capacitor (50WV 10PF) [C232,231]
ŀ	64	VCCCCY1HH180J	AA		С	Capacitor (50WV 18PF) [C205]
ŀ		VCCCCY1HH240J	AA		C	Capacitor (50WV 24pF) [C203] Capacitor (50WV 27PF) C201,202]
l	66	VCCCCY1HH270J	AA		С	Capacitor (50WV 27PF) [C201,202]



5 Main PWB unit

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DE	SCRIPTION
66	VCCCCY1HH270J	AA		С	Capacitor (50WV 27PF)	[C602,604
67	VCCCCY1HH470J-	AA	N	С	Capacitor (50WV 47PF)	[C109
68	VCCUCY1AJ105Z	AC		С	Capacitor (10WV 1µF)	[C701,209,210,220,221,222,223,224 [C225,226,227,228,229,230,237
00	VCCUCY1AJ105Z	AC		С	Capacitor (10WV 1µF)	[C225,226,227,226,229,230,237
69	VCKYCY1CB333K	AB		С	Capacitor (16WV 0.033µF)	[C703
70	VCKYCY1EF103Z-	AA	N	C	Capacitor (25WV 0.010μF) Capacitor (25WV 0.010μF)	[C702,704,708,709,707,705,706,2,1,22
	VCKYCY1EF103Z-	AA	N	C	Capacitor (25WV 0.010µF)	[C403,710,501,711,401,812,610,502
74	VCKYCY1EF104Z VCKYCY1EF104Z	AA		c	Capacitor (25WV 0.10µF)	[C405,402,404,311,917,26,305,307,306,910,909
71	VCKYCY1EF104Z	AA		č	Capacitor (25WV 0.10µF)	[C607,608,601,309,308,310,7,20,8
	VCKYCY1HB102K	AA		C	Capacitor (50WV 1000PF)	[C208,113,112
72	VCKYCY1HB102K	AA		C	Capacitor (50WV 1000PF)	[C313,314,316,315
73	VCKYCY1HB103K	AA		C	Capacitor (50WV 0.010µF)	[C21:
74	VCKYCY1HB221K-	AA	N	С	Capacitor (50WV 220PF)	[C10 ²
7.	VCKYCY1HB222K	AA		C	Capacitor (50WV 2200PF)	(except PV-5000A)[C27,28,6,23,33
75	VCKYCY1HB222K	AA		С	Capacitor (50WV 2200PF)	(PV-5000A)[C27,28,6,2] [C10
76	VCKYTL1VF106Z-	AF	N	С	Capacitor (GMK325)(35WV 10μF)	[C913,10
77	VCKYTQ1HF334Z-	AC	N_	C	Capacitor (50WV 0.33µF)	[C10
78	VCKYTV1CF474Z-	AB	N	C	Capacitor (16WV 0.47μF) Capacitor (50WV 0.022μF)(223K)	(except PV-5000A)[C331,30
79	VCKYTV1HB223K	AA	-	C	Capacitor (6.3WV 1.50µF)	IC1
80	VCTZZA0JD157M VHD1SS355//-1	AN		В	Diode (1SS355)	[D102,8,901,9,
81	VHDDAN202U/-1	AB	-	В	Diode (DAN202U)	[D501,90
82	VHDDAN202U/-1	AB		В	Diode (DAN202U)	[D90
83	VHDDAP202U/-1	AB		В	Diode (DAP202U)	[D1
	VHDEC21QS06-1-		1	В	Diode (EC21QS06)	[D10
	VHDF1AJ3///-1	AE		В	Diode (F1AJ3TP)	[D5
86	VHDNSF03A20-1-	AE		В	Diode (NSF03A20)	[D10
	VHDRB050L40-1-	AG	N	В	Diode (RB050L-40)	[D101,10
88	VHDRB051L40-1-	AE		В	Diode (RB051L-40)	[D10
89	VHDRB551V30-1-		N	В	Diode (RB551V-30)	[D1,3,4,1
90	VHDS1Z860//-1	AC		В	Diode (S1ZB60)	(except PV-5000A)[DB30 (except PV-5000A)[DZ30
91	VHERD33P///-1-		N_	В	Zener diode (RD33P)	(except PV-3000A)[D230
92	VHERL Z 2 7 B / / - 1 -		N N	В	Zener diode (RLZ278)	(except PV-5000A)[DZ305,30
93	VHERL Z3 . 6A/-1-		N	В	Zener diode (RLZ3.6A)	(except PV-5000A)[DZ303,30
	VHERL Z 5 1 / / - 1	AB	 	B	Zener diode (RLZ51) Thermistor (RXE017)	(except PV-500
95	VHHRXE017//-1	BH	N	В	IC (64M DRAM)(165165TS50)	(U.S.A)[IC402,40
96	VH i 1 6 5 1 6 5 T S 5 0 VH i 1 6 5 1 6 5 T S 5 0	BH	N	В	IC (64M DRAM)(165165TS50)	(except U.S.A)[IC404,402,401,40
97	VH 16 V 1 0 4 C T L 5	BA	N	В	IC (KM416V1004CT-5)	[IC60
98	VH 1 7 4 L C X 2 4 4 F T	AH		В	IC (TC74LCX244)	[IC60
99		BA		В	IC (LT1511)	[IC10
	VHINJM2135V-1-	AG	N	В	IC (NJM2135V)	[IC30
101	VHIRN5VD20A-1-	AA	N	В	IC (RN5VD20A)	[IC20
102	VHIS80855ANNP-	AD	N	В	IC (S80855ANNP)	[IC90
	VHIS80920ANMP-	AE	N	В	IC (S80920AN)	[IC20
	VHIS816A27AMC-	AE	N	В	IC (S816A27AMC)	II
	VHIS816A33AMC-		N	В	IC (S816A33AMC)	n C
106		1 4 4 4 4	N	В	IC (SB2020P) IC (SB3052P)	ĮiC
107	VH SB 3 0 5 2 P / - 1 -		N	B	IC (SB3052F)	[IC50
108	VH i SC123070J1	BC	N	В	IC (SED1354)	[IC60
109	VHISED1354/-1 VHITC35143AF1	BA	N	В	IC (TC35143AF)	[IC30
	VHITC58FVB4FT	AY	N	В	IC (TC58FVT400-85)	[IC40
112	VHITC6345AFGA	AZ	1.4	В	IC (TC6345AF)	[IC70
113	VHITC7S66U/-1-		N	В	IC (TC7S66U)	[IC3
114	VHITC7SHOOFU1-	- AD	N	В	IC (TC7SH00FU)	
	VHITC7SH08FU1	AE		В	IC (TC7SH08FU)	[1070]
115	VHITC7SH08FU1	AE		В	IC (TC7SH08FU)	[IC905,906,9
116	VHITC7W08FU-1	AE		В	IC (TC7W08FU)	[IC9
117	VHITPS2211 IDB-		N	В	IC (TPS2211)	[IC9
118	VH i T X 3 9 2 2 / / - 1	BN	N	В	IC (TMPR3922U)	[IC8]
	VHIUPD4722/-1-		N	B	IC (UPD4722)	lico
120		AB	1	В	LED (GL3KG44)	(except PV-5000A)[IC3
121	 		N	В	Photo copupler (PC354NT) Photomos relay (AQV214S)	(except PV-5000A)[IC3
122		AR AA	N	C	Resistor (1/16W 0Ω ±5%)	[R701,232,516,703,201,221,208,316,315,8
	VRS-CY1JD000J VRS-CY1JD000J	AA	1	C	Resistor (1/16W 0Ω ±5%)	[R806,805,210,213,803,404,402,802,8
	VRS-CY1JD000J	AA	1	C	Resistor (1/16W 0Ω ±5%)	[C2
	VRS-CY1JD000J	AA	1	C	Resistor (1/16W 0Ω ±5%)	[R706,702,902,408,233,901,704,335,904,3
123	VRS-CY1JD000J	AA		Č	Resistor (1/16W 0Ω ±5%)	(except PV-5000A)[R309,3
	VRS-CY1JD000J	AA		С	Resistor (1/16W 0Ω ±5%)	[R341,102,403,401,340,602,601,903,339,930,2
	VRS-CY1JD000J	AA		С	Resistor (1/16W 0Ω ±5%)	(except PV-5000A)[F3
	VRS-CY1JD000J	AA		С	Resistor (1/16W 0Ω ±5%)	[D
101	VRS-CY1JD100J	AA		С	Resistor (1/16W 10Ω ±5%)	[R327,330,329,328,32
124	1482-011701003	AA		С	Resistor (1/16W 10Ω ±5%)	[R2,320,31 0,336
125	VRS-CY1JD101J	AA		C	Resistor (1/16W 100Ω ±5%)	[R3 [R 17,6,
120	AND-CLIDDIGLD	AA	-	C	Resistor (1/16W 100Ω ±5%)	[R 17,0,
	VRS-CY1JD102J	AA	1	C	Resistor (1/16W 1.0KΩ ±5%)	[R130,123,124,129,101,32,9



5 Main PWB unit

NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
126	VRS-CY1JD102J	AA		С	Resistor (1/16W 1.0KΩ ±5%) [R22,24,23,911,615,93
407	VRS-CY1JD103J	AA		С	Resistor (1/16W 10KΩ ±5%) [R33
127	VRS-CY1JD103J	AA		С	Resistor (1/16W 10KΩ ±5%) [R115,212,313,128,11-
128	VRS-CY1JD104F	AA		С	Resistor (1/16W 100KΩ ±1%)
120	VRS-CY1JD104J	AA		C	Resistor (1/16W 100KΩ ±5%) [R711,318,514,515,23
	VII 011 0 0 1 0 4 0	7171			Resistor (1/16W 100K Ω ±5%)
400	VRS-CY1JD104J	AA		С	[R215,25,714,712,209,713,909,134,720,709,708,707,11]
129	VB 6 6 V 4 1 B 4 6 4 1				
	VRS-CY1JD104J	AA		С	Resistor (1/16W 100KΩ ±5%) (except PV-5000A)[
	VRS-CY1JD104J	AA		С	Resistor (1/16W 100KΩ ±5%) (PV-5000A)[
400	VRS-CY1JD105J	AA		С	Resistor (1/16W 1MΩ ±5%)
130	VRS-CY1JD105J	AA		С	Resistor (1/16W 1MΩ ±5%) [R405,20
121	VRS-CY1JD124J-	AA	N	Ċ	Resistor (1/16W 120KΩ ±5%)
101	VRS-CY1JD151F	AA	14	C	Resistor (1/16W 150Ω ±1%)
132					
	VRS-CY1JD151F	AA		С	Resistor (1/16W 150 Ω ±1%) (except PV-5000A)[R30
133	VRS-CY1JD152J-	AA	N	C	Resistor (1/16W 1.5KΩ ±5%) [R331,32
134	VRS-CY1JD153F-	AA	N	C	Resistor (1/16W 15K Ω ±1%) (except PV-5000A)
135	VRS-CY1JD154F	AA		С	Resistor (1/16W 150K Ω ±1%) (except PV-5000A
136	VRS-CY1JD183J	AA		С	Resistor (1/16W 18KΩ ±5%)
	VRS-CY1JD184F	AA		C	Resistor (1/16W 180kΩ ±1%)
	VRS-CY1JD1841	AA	-	č	Resistor (1/16W 200kΩ ±1%)
138			h1		
139	VRS-CY1JD220J-	AA	N	C	Resistor (1/16W 22Ω ±5%) [R216,219,239,217,21
	VRS-CY1JD220J-	AA	N	С	Resistor (1/16W 22Ω ±5%) [R614,611,612,61
	VRS-CY1JD223J-	AA	N	С	Resistor (1/16W 22KΩ ±5%)
141	VRS-CY1JD271J-	AA	N	С	Resistor (1/16W 270Ω ±5%)
142	VRS-CY1JD333J-	AA	N	С	Resistor (1/16W 33KΩ ±5%) [R9
143	VRS-CY1JD334J	AA		С	Resistor (1/16W 330KΩ ±5%)
	VRS-CY1JD361J	AA		C	Resistor (1/16W 360Ω ±5%) (except PV-5000A)
	VRS-CY1JD363F-	AA	N	C	Resistor (1/16W 36kΩ ±1%)
, ,,,,	VRS-CY1JD3037	ĀĀ	14	C	Resistor (1/16W 390Ω ±5%)
			-		
147	VRS-CY1JD472J	AA		С	Resistor (1/16W 4.7KΩ ±5%)
148	VRS-CY1JD473J	AA		С	Resistor (1/16W 47KΩ ±5%)
170	VRS-CY1JD473J	AA		С	Resistor (1/16W 47KΩ ±5%) [R920,919,14,
	VRS-CY1JD474J-	AA	N	С	Resistor (1/16W 470KΩ ±5%) [R717,718,322,504,503,506,325,506]
	VRS-CY1JD474J-	AA	N	С	Resistor (1/16W 470KΩ ±5%) [R813,206,812,227,207,811,228,23]
149	VRS-CY1JD474J-	AA	N	С	Resistor (1/16W 470KΩ ±5%) [R617,616,126,12,16,4,15,126]
	VRS-CY1JD474J-	AA	N	C	Resistor (1/16W 470KΩ ±5%) [R31,19,510,11,240,211,513,900]
150	VRS-CY1JD511J-	AA	N	C	Resistor (1/16W 510Ω ±5%)
		AA	N	C	
	VRS-CY1JD823J-				
	VRS-CY1JS201D-	AA	N	С	Resistor (1/16W 200Ω±0.5%) [R10]
	VRS-CY1JS512D-	AA	N	С	Resistor (1/16W 5.1KΩ±0.5%)
154	VRS-TD3AD100J-	AC		C	Resistor (1W 10Ω ±5%)
155	VRS-TD3AD101J	AC		С	Resistor (1W 100Ω ±5%)
156	VRS-TD3AD470J-	AC	N	С	Resistor (1W 47 Ω ±5%) (except PV-5000A)(R33
157	VRS-TE2HFR10F	AC	N	С	Resistor (1/2W 0.1Ω ±1%) [R10]
	VRS-TS2AD000J-	AA		С	Resistor (1/10W $0\Omega \pm 5\%$) [R1:
158	VRS-TS2AD000J-	AA		C	Resistor (1/10W 0Ω ±5%) [F302,902,6,3,2,1,
150	VRS-TS2AD100J	AA		C	Resistor (1/10W 10 Ω ±5%)
	VRS-TS2AD221J-	AA		С	Resistor (1/10W 220Ω ±5%)
	VRS-TS2AQ303B-	AC	N	С	Resistor (1/10W 30kΩ ±0.1%)
	VRS-TW2ED101J-	AB	N	С	Resistor (1/4W 100Ω ±5%)
163	VRS-TX2HD752J-	AC	N	С	Resistor (1/2W 7.5KΩ ±5%) (except PV-500OA)[
164	VRSTS2AQ1273B-	AC	N	С	Resistor (1/10W 127kΩ ±0.1%)
	VRSTS2EFR033J-		N	С	Resistor (1/4W 33mΩ ±5%) [F
	VS2SA1213Y/-1	AC		В	Transistor (2SA1213Y) [Q14,
	VS2SD1702//-1-	AE	N	В	Transistor (2SD1702) (except PV-5000A)(
	VS2SJ346///-1-	AC	N	В	Transistor (2SJ346) (except 1 v-3000A)(
00	V020015041//		1.4		
169	VS2SJ501///-1	AF		B	Transistor (2SJ501)
170	VS2SK1824//-1	AB		В	Transistor (2SK1824) [Q802,309
	VS2SK1824//-1	AB		B	Transistor (2SK1824) [Q304,22,106,21,13,107,19,8,7,6,20,12]
171	VSDTA114EUA-1-	AC	N	В	Transistor (DTA114EU)
170	VSDTC144EUA-1-	AC	N	В	Transistor (DTC144EU) [Q502,909
172	VSDTC144EUA-1-	AC	N	В	Transistor (DTC144EU) (except PV-5000A)[
173	VSMUN5113//-1-	AC	N	В	Transistor (MUN5113) (except PV-500DA)[
	VSNDS356AP/-1-	AF	N	В	Transistor (NDS356AP) [Q:
		AL	14	В	Transistor (NDS8434A) [C
	VSNDS8434A/-1				
	VSS i 4 4 3 5 DY / - 1 -	AN	N	В	Transistor (SI4435DY)
	VSTM3111///-1-	AG	N	В	Transistor (TM3111) [Q2,
178	XBBSD20P06000	AA		С	Screw (2×6)
	(Unit)				
	DUNTK1784YCZZ		N	E	Main PWB unit
901	DUNTK1738YCZZ		N	E	Main PWB unit [Canada, Hong
	DUNTK1752YCZZ		N	E	Main PWB unit PV-5
	DOMINITUETOLL		1.4		I V V
			-		
		-	-		
				<u> </u>	





6 Memory PWB unit


NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
1	QCNCW1051YC80	AN		С	Connector (80pin) [CN1A]
	VCKYCY1EF104Z	AA		C	Capacitor (25WV 0.10µF) [C2A,3A,4A]
	VRS-CY1JD000J	AA		С	Resistor (1/16W 0Ω ±5%) [R2A,4A,5A]
	(Unit)				
901	DUNTK1741YCZZ		N	E	Memeory PWB unit

_	1				
		$\overline{}$		PWB	
			enn	PWR	. I III 311


7 L	LED sub PWB unit						
NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION		
1	PSPAZ1108LCZZ QCNW-1024YCZZ VHPGL3HS43/-1 (Unit)	AD	IVIALIN	C	LED spacer		
2	QCNW-1024YCZZ	AD	N	Č	LED cable		
3	VHPGL3HS43/-1	AB		В	LED cable LED (Orange) (GL3HS43)		
	(Unit)						
901	DUNTK1749YCZZ		N	E	LED sub PWB unit		
		ļ		-			
		-					
		-	-				
		-					
		-					
		-					
		-	-	-			
		+	 				
		-		 			
				-			
				 			
<u> </u>		 		-			
<u> </u>			1	 			
			-	 			
		+	 	 			
		1	 				
			ļ	-			
		+	 				
-		-		-			
		1					
		-		-			
		+	-	 			
		+	 	+			
<u> </u>		+					
				ļ			
<u> </u>			-	 			
		-	-	 			
		+	1	1			
		1					
				<u> </u>			
L		-	-				
				-			
-	-	+	1	1			
		1	1				
				L			











PV-C04.DS


























(12) MAIN PWB PARTS LAYOUT (A side)



(13) MAIN PWB PARTS LAYOUT (B side)



(14) MAIN PWB PATTERN (A side)



(15) MAIN PWB PATTERN (B side)

